Home
last modified time | relevance | path

Searched refs:Recip (Results 1 – 4 of 4) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUCodeGenPrepare.cpp706 Value *Recip = Builder.CreateCall(Decl, { Den }); in optimizeWithRcp() local
707 return Builder.CreateFMul(Num, Recip); in optimizeWithRcp()
H A DSIISelLowering.cpp8844 SDValue Recip = DAG.getNode(AMDGPUISD::RCP, SL, VT, RHS); in lowerFastUnsafeFDIV() local
8845 return DAG.getNode(ISD::FMUL, SL, VT, LHS, Recip, Flags); in lowerFastUnsafeFDIV()
/llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp581 SDValue buildSqrtEstimateImpl(SDValue Op, SDNodeFlags Flags, bool Recip);
15253 APFloat Recip(N1APF.getSemantics(), 1); // 1.0 in visitFDIV() local
15254 APFloat::opStatus st = Recip.divide(N1APF, APFloat::rmNearestTiesToEven); in visitFDIV()
15263 TLI.isFPImmLegal(Recip, VT, ForCodeSize))) in visitFDIV()
15265 DAG.getConstantFP(Recip, DL, VT)); in visitFDIV()
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCInstrVSX.td2670 // Recip. square root estimate