Home
last modified time | relevance | path

Searched refs:RORW (Results 1 – 5 of 5) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVSExtWRemoval.cpp114 case RISCV::RORW: in isAllUsesReadW()
215 case RISCV::RORW: in isSignExtendingOpW()
H A DRISCVISelLowering.h75 RORW, enumerator
H A DRISCVInstrInfoZb.td41 def riscv_rorw : SDNode<"RISCVISD::RORW", SDT_RISCVIntBinOpW>;
377 def RORW : ALUW_rr<0b0110000, 0b101, "rorw">,
837 def : PatGprGpr<shiftopw<riscv_rorw>, RORW>;
H A DRISCVISelLowering.cpp6802 return RISCVISD::RORW; in getRISCVWOpcode()
7865 N->getOpcode() == RISCVISD::RORW || N->getOpcode() == RISCVISD::ROLW; in combineROTR_ROTL_RORW_ROLW()
8900 case RISCVISD::RORW: in PerformDAGCombine()
8902 if (N->getOpcode() == RISCVISD::RORW || N->getOpcode() == RISCVISD::ROLW) { in PerformDAGCombine()
9672 case RISCVISD::RORW: in ComputeNumSignBitsForTargetNode()
11627 NODE_NAME_CASE(RORW) in getTargetNodeName()
H A DRISCVISelDAGToDAG.cpp2166 case RISCV::RORW: in hasAllNBitUsers()