Home
last modified time | relevance | path

Searched refs:ROLW (Results 1 – 5 of 5) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVSExtWRemoval.cpp113 case RISCV::ROLW: in isAllUsesReadW()
214 case RISCV::ROLW: in isSignExtendingOpW()
H A DRISCVISelLowering.h74 ROLW, enumerator
H A DRISCVInstrInfoZb.td40 def riscv_rolw : SDNode<"RISCVISD::ROLW", SDT_RISCVIntBinOpW>;
375 def ROLW : ALUW_rr<0b0110000, 0b001, "rolw">,
836 def : PatGprGpr<shiftopw<riscv_rolw>, ROLW>;
H A DRISCVISelLowering.cpp6800 return RISCVISD::ROLW; in getRISCVWOpcode()
7865 N->getOpcode() == RISCVISD::RORW || N->getOpcode() == RISCVISD::ROLW; in combineROTR_ROTL_RORW_ROLW()
8161 return DAG.getNode(RISCVISD::ROLW, DL, MVT::i64, in performXORCombine()
8901 case RISCVISD::ROLW: { in PerformDAGCombine()
8902 if (N->getOpcode() == RISCVISD::RORW || N->getOpcode() == RISCVISD::ROLW) { in PerformDAGCombine()
9671 case RISCVISD::ROLW: in ComputeNumSignBitsForTargetNode()
11626 NODE_NAME_CASE(ROLW) in getTargetNodeName()
H A DRISCVISelDAGToDAG.cpp2165 case RISCV::ROLW: in hasAllNBitUsers()