Searched refs:Prolog (Results 1 – 14 of 14) sorted by relevance
| /llvm-project-15.0.7/llvm/test/CodeGen/X86/ |
| H A D | win_coreclr_chkstk.ll | 8 ; Prolog stack allocation >= 4096 bytes will require the probe sequence 40 ; Prolog stack allocation >= 4096 bytes will require the probe sequence 53 ; Prolog stack allocation >= 4096 bytes will require the probe sequence 65 ; Prolog stack allocation >= 4096 bytes will require the probe sequence 76 ; Prolog stack allocation >= 4096 bytes will require the probe sequence
|
| /llvm-project-15.0.7/llvm/test/tools/llvm-pdbutil/ |
| H A D | fpo-data.test | 6 CHECK-NEXT: RVA | Code | Locals | Params | Prolog | Saved Regs | Use BP | Has SEH | Frame Type 11 CHECK-NEXT: RVA | Code | Locals | Params | Stack | Prolog | Saved Regs | Has SEH | Has C++EH |…
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64LowerHomogeneousPrologEpilog.cpp | 125 enum FrameHelperType { Prolog, PrologFrame, Epilog, EpilogTail }; enumerator 134 case FrameHelperType::Prolog: in getFrameHelperName() 289 case FrameHelperType::Prolog: in getOrCreateFrameHelper() 370 case FrameHelperType::Prolog: in shouldUseFrameHelper() 541 FrameHelperType::Prolog)) { in lowerProlog() 545 getOrCreateFrameHelper(M, MMI, Regs, FrameHelperType::Prolog); in lowerProlog()
|
| H A D | AArch64FrameLowering.cpp | 1594 auto Prolog = MBBI; in emitPrologue() local 1595 --Prolog; in emitPrologue() 1596 assert(Prolog->getOpcode() == AArch64::HOM_Prolog); in emitPrologue() 1597 Prolog->addOperand(MachineOperand::CreateImm(FPOffset)); in emitPrologue()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | ModuloSchedule.cpp | 846 MachineBasicBlock *Prolog = PrologBBs[j]; in addBranches() local 854 Prolog->addSuccessor(Epilog); in addBranches() 857 Prolog->addSuccessor(Epilog); in addBranches() 858 Prolog->removeSuccessor(LastPro); in addBranches() 875 removePhis(Epilog, Prolog); in addBranches() 877 LastPro = Prolog; in addBranches() 1939 MachineBasicBlock *Prolog = *PI; in fixupBranches() local 1940 MachineBasicBlock *Fallthrough = *Prolog->succ_begin(); in fixupBranches() 1943 TII->removeBranch(*Prolog); in fixupBranches() 1954 Prolog->removeSuccessor(Fallthrough); in fixupBranches() [all …]
|
| /llvm-project-15.0.7/llvm/lib/MC/ |
| H A D | MCWin64EH.cpp | 632 getARM64OffsetInProlog(const std::vector<WinEH::Instruction> &Prolog, in getARM64OffsetInProlog() argument 635 if (Epilog.size() > Prolog.size()) in getARM64OffsetInProlog() 641 if (Prolog[I] != Epilog[Epilog.size() - 1 - I]) in getARM64OffsetInProlog() 646 if (Epilog.size() == Prolog.size()) in getARM64OffsetInProlog() 649 &Prolog[Epilog.size()], Prolog.size() - Epilog.size())); in getARM64OffsetInProlog() 1433 static int getARMOffsetInProlog(const std::vector<WinEH::Instruction> &Prolog, in getARMOffsetInProlog() argument 1437 if (Epilog.size() > Prolog.size()) in getARMOffsetInProlog() 1448 if (Prolog[I] != Epilog[Epilog.size() - 1 - I]) in getARMOffsetInProlog() 1454 if (Prolog.front().Operation != Win64EH::UOP_End) in getARMOffsetInProlog() 1463 if (Epilog.size() == Prolog.size()) in getARMOffsetInProlog() [all …]
|
| /llvm-project-15.0.7/lld/test/COFF/ |
| H A D | pdb-debug-f.s | 8 # CHECK-NEXT: RVA | Code | Locals | Params | Prolog | Saved Regs | Use BP | Has SEH | Frame Ty…
|
| H A D | pdb-framedata.yaml | 17 # CHECK-NEXT: RVA | Code | Locals | Params | Stack | Prolog | Saved Regs | Has SEH | Has C++EH…
|
| /llvm-project-15.0.7/clang/docs/ |
| H A D | ExternalClangExamples.rst | 56 in Prolog. A high-level declarative DSL to easily write new rules is under 58 Sugared Prolog*."
|
| /llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/ |
| H A D | shrink-wrap.ll | 31 ; Prolog code
|
| /llvm-project-15.0.7/lldb/test/Shell/SymbolFile/DWARF/x86/ |
| H A D | dwarf5-line-strp.s | 95 .long .LELTP0-.LASLTP0 # Prolog Length
|
| /llvm-project-15.0.7/llvm/docs/ |
| H A D | CodeGenerator.rst | 138 5. `Prolog/Epilog Code Insertion`_ --- Once the machine code has been generated 1513 Prolog/Epilog Code Insertion 2225 Prolog/Epilog
|
| H A D | WritingAnLLVMBackend.rst | 51 Formation, SSA-based Optimization, Register Allocation, Prolog/Epilog Code
|
| H A D | AMDGPUUsage.rst | 4791 Kernel Prolog
|