Searched refs:PredI (Results 1 – 9 of 9) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64RedundantCopyElimination.cpp | 171 switch (PredI.getOpcode()) { in knownRegValInBlock()
184 if (!PredI.getOperand(1).isReg()) in knownRegValInBlock()
202 FirstUse = PredI; in knownRegValInBlock()
217 FirstUse = PredI; in knownRegValInBlock()
262 FirstUse = PredI; in knownRegValInBlock()
319 for (auto PredI = Itr;; --PredI) { in optimizeBlock() local
320 if (FirstUse == PredI) in optimizeBlock()
323 if (PredI->isCopy()) { in optimizeBlock()
335 FirstUse = PredI; in optimizeBlock()
344 FirstUse = PredI; in optimizeBlock()
[all …]
|
| /llvm-project-15.0.7/bolt/lib/Core/ |
| H A D | BinaryBasicBlock.cpp | 320 for (auto PredI = Predecessors.begin(); PredI != Predecessors.end();) { in removePredecessor() local
321 if (*PredI == Pred) { in removePredecessor()
323 PredI = Predecessors.erase(PredI); in removePredecessor()
327 ++PredI; in removePredecessor()
|
| /llvm-project-15.0.7/llvm/test/TableGen/ |
| H A D | GlobalISelEmitter-zero-reg.td | 13 class PredI<dag OOps, dag IOps, list<dag> Pat>
21 def INST : PredI<(outs GPR32:$dst), (ins GPR32:$src), []>;
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | R600Packetizer.cpp | 184 Register PredI = (OpI > -1)?MII->getOperand(OpI).getReg() : Register(), in isLegalToPacketizeTogether() local
186 if (PredI != PredJ) in isLegalToPacketizeTogether()
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonHardwareLoops.cpp | 466 MachineInstr *PredI = MRI->getVRegDef(PredR); in findInductionRegister() local
467 if (!PredI->isCompare()) in findInductionRegister()
473 TII->analyzeCompare(*PredI, CmpReg1, CmpReg2, CmpMask, CmpImm); in findInductionRegister()
|
| /llvm-project-15.0.7/clang/lib/StaticAnalyzer/Core/ |
| H A D | ExprEngine.cpp | 3245 for (const auto PredI : CheckedSet) { in evalBind() local
3246 ProgramStateRef state = PredI->getState(); in evalBind()
3263 Bldr.generateNode(L, state, PredI); in evalBind()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Utils/ |
| H A D | SimplifyCFG.cpp | 3714 auto PredI = pred_begin(Succ); in ensureValueAvailableInSuccessor() local
3715 BasicBlock *OtherPredBB = *PredI == BB ? *++PredI : *PredI; in ensureValueAvailableInSuccessor()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/ |
| H A D | IRTranslator.cpp | 2769 BasicBlock::const_iterator PredI = in translateUnreachable() local
2771 if (const CallInst *Call = dyn_cast<CallInst>(&*PredI)) { in translateUnreachable()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGBuilder.cpp | 3110 BasicBlock::const_iterator PredI = in visitUnreachable() local
3112 if (const CallInst *Call = dyn_cast<CallInst>(&*PredI)) { in visitUnreachable()
|