Searched refs:PredB (Results 1 – 8 of 8) sorted by relevance
| /llvm-project-15.0.7/llvm/test/Transforms/UnifyLoopExits/ |
| H A D | basic.ll | 5 define void @loop_1(i1 %PredEntry, i1 %PredB, i1 %PredC, i1 %PredD) { 36 br i1 %PredB, label %C, label %E 57 define void @loop_2(i1 %PredA, i1 %PredB, i1 %PredC) { 91 br i1 %PredB, label %C, label %Y
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonEarlyIfConv.cpp | 210 void mergeBlocks(MachineBasicBlock *PredB, MachineBasicBlock *SuccB); 1010 void HexagonEarlyIfConversion::mergeBlocks(MachineBasicBlock *PredB, in mergeBlocks() argument 1012 LLVM_DEBUG(dbgs() << "Merging blocks " << PrintMB(PredB) << " and " in mergeBlocks() 1016 HII->removeBranch(*PredB); in mergeBlocks() 1017 PredB->removeSuccessor(SuccB); in mergeBlocks() 1018 PredB->splice(PredB->end(), SuccB, SuccB->begin(), SuccB->end()); in mergeBlocks() 1019 PredB->transferSuccessorsAndUpdatePHIs(SuccB); in mergeBlocks() 1023 PredB->updateTerminator(OldLayoutSuccessor); in mergeBlocks()
|
| H A D | HexagonHardwareLoops.cpp | 1899 MachineBasicBlock *PredB = PN->getOperand(i+1).getMBB(); in createPreheaderForLoop() local 1900 if (PredB == Latch) in createPreheaderForLoop() 1906 NewPN->addOperand(MachineOperand::CreateMBB(PredB)); in createPreheaderForLoop() 1912 MachineBasicBlock *PredB = PN->getOperand(i+1).getMBB(); in createPreheaderForLoop() local 1913 if (PredB != Latch) { in createPreheaderForLoop()
|
| /llvm-project-15.0.7/llvm/test/Transforms/FixIrreducible/ |
| H A D | basic.ll | 73 define i32 @multiple_predecessors(i1 %PredEntry, i1 %PredA, i1 %PredB, i1 %PredC, i1 %PredD, i32 %X… 105 br i1 %PredB, label %D, label %C 121 define i32 @separate_predecessors(i1 %PredEntry, i1 %PredA, i1 %PredB, i1 %PredC, i1 %PredD, i32 %X… 221 define i32 @hidden_nodes(i1 %PredEntry, i1 %PredA, i1 %PredB, i1 %PredC, i1 %PredD, i32 %X, i32 %Y)…
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/ |
| H A D | RDFGraph.h | 482 NodeId PredB; // Id of the predecessor block for a phi use. member 582 return Ref.PhiU.PredB; in getPredecessor() 586 Ref.PhiU.PredB = B; in setPredecessor() 822 RegisterRef RR, NodeAddr<BlockNode*> PredB,
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | MachinePipeliner.cpp | 402 MachineBasicBlock &PredB = *PI.getOperand(i+1).getMBB(); in preprocessPhiNodes() local 403 MachineBasicBlock::iterator At = PredB.getFirstTerminator(); in preprocessPhiNodes() 404 const DebugLoc &DL = PredB.findDebugLoc(At); in preprocessPhiNodes() 405 auto Copy = BuildMI(PredB, At, DL, TII->get(TargetOpcode::COPY), NewReg) in preprocessPhiNodes()
|
| H A D | RDFGraph.cpp | 814 RegisterRef RR, NodeAddr<BlockNode*> PredB, uint16_t Flags) { in newPhiUse() argument 818 PUA.Addr->setPredecessor(PredB.Id); in newPhiUse()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineCompares.cpp | 2884 ICmpInst::Predicate PredB; in matchThreeWayIntCompare() local 2886 if (!match(UnequalVal, m_Select(m_ICmp(PredB, m_Value(LHS2), m_Value(RHS2)), in matchThreeWayIntCompare() 2894 PredB = ICmpInst::getSwappedPredicate(PredB); in matchThreeWayIntCompare() 2899 if (PredB == ICmpInst::ICMP_SGT && isa<Constant>(RHS2)) { in matchThreeWayIntCompare() 2903 PredB, cast<Constant>(RHS2)); in matchThreeWayIntCompare() 2911 PredB = ICmpInst::ICMP_SLT; in matchThreeWayIntCompare() 2913 return PredB == ICmpInst::ICMP_SLT && RHS == RHS2; in matchThreeWayIntCompare()
|