Searched refs:PartSize (Results 1 – 7 of 7) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/MC/ |
| H A D | MCDXContainerWriter.cpp | 103 uint64_t PartSize = SectionSize + sizeof(dxbc::PartHeader); in writeObject() local 106 PartSize += sizeof(dxbc::ProgramHeader); in writeObject() 108 PartSize = alignTo(PartSize, Align(4)); in writeObject() 109 W.write<uint32_t>(static_cast<uint32_t>(PartSize)); in writeObject()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Utils/ |
| H A D | LowerMemIntrinsics.cpp | 420 unsigned PartSize = DL.getTypeStoreSize(EltTy); in createMemMoveLoop() local 421 Align PartSrcAlign(commonAlignment(SrcAlign, PartSize)); in createMemMoveLoop() 422 Align PartDstAlign(commonAlignment(DstAlign, PartSize)); in createMemMoveLoop() 496 unsigned PartSize = DL.getTypeStoreSize(SetValue->getType()); in createMemSetLoop() local 497 Align PartAlign(commonAlignment(DstAlign, PartSize)); in createMemSetLoop()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Scalar/ |
| H A D | SROA.cpp | 3986 uint64_t PartOffset = 0, PartSize = Offsets.Splits.front(); in presplitLoadsAndStores() local 3989 auto *PartTy = Type::getIntNTy(LI->getContext(), PartSize * 8); in presplitLoadsAndStores() 4008 Slice(BaseOffset + PartOffset, BaseOffset + PartOffset + PartSize, in presplitLoadsAndStores() 4022 PartSize = (Idx < Size ? Offsets.Splits[Idx] : SliceSize) - PartOffset; in presplitLoadsAndStores() 4122 uint64_t PartOffset = 0, PartSize = Offsets.Splits.front(); in presplitLoadsAndStores() local 4125 auto *PartTy = Type::getIntNTy(Ty->getContext(), PartSize * 8); in presplitLoadsAndStores() 4162 Slice(BaseOffset + PartOffset, BaseOffset + PartOffset + PartSize, in presplitLoadsAndStores() 4179 PartSize = (Idx < Size ? Offsets.Splits[Idx] : StoreSize) - PartOffset; in presplitLoadsAndStores()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CallLowering.cpp | 474 const unsigned PartSize = PartTy.getSizeInBits(); in buildCopyToRegs() local 484 PartSize > SrcTy.getElementType().getSizeInBits()) { in buildCopyToRegs()
|
| H A D | LegalizerHelper.cpp | 1515 unsigned PartSize = DstTy.getSizeInBits() / NumSrc; in widenScalarMergeValues() local 1522 const unsigned Offset = (I - 1) * PartSize; in widenScalarMergeValues() 1525 assert(MRI.getType(SrcReg) == LLT::scalar(PartSize)); in widenScalarMergeValues() 4070 unsigned PartSize = PartTy.getSizeInBits(); in reduceLoadStoreWidth() local 4088 Offset = isBigEndian ? Offset - PartSize : Offset + PartSize; in reduceLoadStoreWidth() 6490 unsigned PartSize = SrcTy.getSizeInBits(); in lowerMergeValues() local 6496 const unsigned Offset = (I - 1) * PartSize; in lowerMergeValues()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPURegisterBankInfo.cpp | 881 unsigned PartSize = Is64 ? 64 : 32; in executeInWaterfallLoop() local 882 LLT PartTy = LLT::scalar(PartSize); in executeInWaterfallLoop() 883 unsigned NumParts = OpSize / PartSize; in executeInWaterfallLoop()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 5943 uint64_t PartSize = VA.getValVT().getStoreSize().getKnownMinSize(); in LowerFormalArguments() local 5963 APInt(Ptr.getValueSizeInBits().getFixedSize(), PartSize)); in LowerFormalArguments() 6681 uint64_t PartSize = StoreSize; in LowerCall() local 6709 APInt(Ptr.getValueSizeInBits().getFixedSize(), PartSize)); in LowerCall()
|