Home
last modified time | relevance | path

Searched refs:OutOps (Results 1 – 25 of 26) sorted by relevance

12

/llvm-project-15.0.7/llvm/lib/Target/Mips/
H A DMipsSEISelDAGToDAG.cpp1394 OutOps.push_back(Base); in SelectInlineAsmMemoryOperand()
1395 OutOps.push_back(Offset); in SelectInlineAsmMemoryOperand()
1398 OutOps.push_back(Op); in SelectInlineAsmMemoryOperand()
1408 OutOps.push_back(Base); in SelectInlineAsmMemoryOperand()
1409 OutOps.push_back(Offset); in SelectInlineAsmMemoryOperand()
1412 OutOps.push_back(Op); in SelectInlineAsmMemoryOperand()
1421 OutOps.push_back(Base); in SelectInlineAsmMemoryOperand()
1428 OutOps.push_back(Base); in SelectInlineAsmMemoryOperand()
1434 OutOps.push_back(Base); in SelectInlineAsmMemoryOperand()
1435 OutOps.push_back(Offset); in SelectInlineAsmMemoryOperand()
[all …]
H A DMipsISelDAGToDAG.cpp312 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand() argument
320 OutOps.push_back(Op); in SelectInlineAsmMemoryOperand()
H A DMipsISelDAGToDAG.h146 std::vector<SDValue> &OutOps) override;
H A DMipsSEISelDAGToDAG.h139 std::vector<SDValue> &OutOps) override;
/llvm-project-15.0.7/llvm/lib/Target/Lanai/
H A DLanaiISelDAGToDAG.cpp63 std::vector<SDValue> &OutOps) override;
252 const SDValue &Op, unsigned ConstraintCode, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand() argument
264 OutOps.push_back(Op0); in SelectInlineAsmMemoryOperand()
265 OutOps.push_back(Op1); in SelectInlineAsmMemoryOperand()
266 OutOps.push_back(AluOp); in SelectInlineAsmMemoryOperand()
/llvm-project-15.0.7/llvm/lib/Target/AVR/
H A DAVRISelDAGToDAG.cpp44 std::vector<SDValue> &OutOps) override;
199 const SDValue &Op, unsigned ConstraintCode, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand() argument
215 OutOps.push_back(Op); in SelectInlineAsmMemoryOperand()
223 OutOps.push_back(Base); in SelectInlineAsmMemoryOperand()
224 OutOps.push_back(Disp); in SelectInlineAsmMemoryOperand()
280 OutOps.push_back(Base); in SelectInlineAsmMemoryOperand()
281 OutOps.push_back(Disp); in SelectInlineAsmMemoryOperand()
296 OutOps.push_back(CopyFromReg); in SelectInlineAsmMemoryOperand()
/llvm-project-15.0.7/llvm/lib/Target/XCore/
H A DXCoreISelDAGToDAG.cpp68 std::vector<SDValue> &OutOps) override;
112 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand() argument
127 OutOps.push_back(Reg); in SelectInlineAsmMemoryOperand()
128 OutOps.push_back(Op.getOperand(0)); in SelectInlineAsmMemoryOperand()
/llvm-project-15.0.7/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelDAGToDAG.cpp68 std::vector<SDValue> &OutOps) override;
270 const SDValue &Op, unsigned ConstraintID, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand() argument
275 OutOps.push_back(Op); in SelectInlineAsmMemoryOperand()
/llvm-project-15.0.7/llvm/lib/Target/BPF/
H A DBPFISelDAGToDAG.cpp64 std::vector<SDValue> &OutOps) override;
158 const SDValue &Op, unsigned ConstraintCode, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand() argument
171 OutOps.push_back(Op0); in SelectInlineAsmMemoryOperand()
172 OutOps.push_back(Op1); in SelectInlineAsmMemoryOperand()
173 OutOps.push_back(AluOp); in SelectInlineAsmMemoryOperand()
/llvm-project-15.0.7/llvm/lib/Target/Sparc/
H A DSparcISelDAGToDAG.cpp53 std::vector<SDValue> &OutOps) override;
378 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand() argument
389 OutOps.push_back(Op0); in SelectInlineAsmMemoryOperand()
390 OutOps.push_back(Op1); in SelectInlineAsmMemoryOperand()
/llvm-project-15.0.7/llvm/lib/Target/MSP430/
H A DMSP430ISelDAGToDAG.cpp106 std::vector<SDValue> &OutOps) override;
282 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand() argument
292 OutOps.push_back(Op0); in SelectInlineAsmMemoryOperand()
293 OutOps.push_back(Op1); in SelectInlineAsmMemoryOperand()
/llvm-project-15.0.7/llvm/lib/Target/CSKY/
H A DCSKYISelDAGToDAG.cpp52 std::vector<SDValue> &OutOps) override;
383 const SDValue &Op, unsigned ConstraintID, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand() argument
388 OutOps.push_back(Op); in SelectInlineAsmMemoryOperand()
/llvm-project-15.0.7/llvm/lib/Target/NVPTX/
H A DNVPTXISelDAGToDAG.h53 std::vector<SDValue> &OutOps) override;
H A DNVPTXISelDAGToDAG.cpp3687 const SDValue &Op, unsigned ConstraintID, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand() argument
3694 OutOps.push_back(Op0); in SelectInlineAsmMemoryOperand()
3695 OutOps.push_back(CurDAG->getTargetConstant(0, SDLoc(Op), MVT::i32)); in SelectInlineAsmMemoryOperand()
3699 OutOps.push_back(Op0); in SelectInlineAsmMemoryOperand()
3700 OutOps.push_back(Op1); in SelectInlineAsmMemoryOperand()
/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonISelDAGToDAG.h89 std::vector<SDValue> &OutOps) override;
H A DHexagonISelDAGToDAG.cpp920 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand() argument
930 OutOps.push_back(Res); in SelectInlineAsmMemoryOperand()
932 OutOps.push_back(Inp); in SelectInlineAsmMemoryOperand()
936 OutOps.push_back(CurDAG->getTargetConstant(0, SDLoc(Op), MVT::i32)); in SelectInlineAsmMemoryOperand()
/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVISelDAGToDAG.h46 std::vector<SDValue> &OutOps) override;
H A DRISCVISelDAGToDAG.cpp1734 const SDValue &Op, unsigned ConstraintID, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand() argument
1739 OutOps.push_back(Op); in SelectInlineAsmMemoryOperand()
1742 OutOps.push_back(Op); in SelectInlineAsmMemoryOperand()
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DSelectionDAGISel.h95 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand() argument
/llvm-project-15.0.7/llvm/lib/Target/SystemZ/
H A DSystemZISelDAGToDAG.cpp372 std::vector<SDValue> &OutOps) override;
1676 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand() argument
1741 OutOps.push_back(Base); in SelectInlineAsmMemoryOperand()
1742 OutOps.push_back(Disp); in SelectInlineAsmMemoryOperand()
1743 OutOps.push_back(Index); in SelectInlineAsmMemoryOperand()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86ISelDAGToDAG.cpp260 std::vector<SDValue> &OutOps) override;
6167 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand() argument
6182 OutOps.push_back(Op0); in SelectInlineAsmMemoryOperand()
6183 OutOps.push_back(Op1); in SelectInlineAsmMemoryOperand()
6184 OutOps.push_back(Op2); in SelectInlineAsmMemoryOperand()
6185 OutOps.push_back(Op3); in SelectInlineAsmMemoryOperand()
6186 OutOps.push_back(Op4); in SelectInlineAsmMemoryOperand()
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64ISelDAGToDAG.cpp64 std::vector<SDValue> &OutOps) override;
450 const SDValue &Op, unsigned ConstraintID, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand() argument
467 OutOps.push_back(NewOp); in SelectInlineAsmMemoryOperand()
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMISelDAGToDAG.cpp331 std::vector<SDValue> &OutOps) override;
5890 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand() argument
5907 OutOps.push_back(Op); in SelectInlineAsmMemoryOperand()
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp8847 SDValue OutOps[] = { OutLo, OutHi }; in LowerSHL_PARTS() local
8848 return DAG.getMergeValues(OutOps, dl); in LowerSHL_PARTS()
8876 SDValue OutOps[] = { OutLo, OutHi }; in LowerSRL_PARTS() local
8877 return DAG.getMergeValues(OutOps, dl); in LowerSRL_PARTS()
8905 SDValue OutOps[] = { OutLo, OutHi }; in LowerSRA_PARTS() local
8906 return DAG.getMergeValues(OutOps, dl); in LowerSRA_PARTS()
H A DPPCISelDAGToDAG.cpp382 std::vector<SDValue> &OutOps) override { in SelectInlineAsmMemoryOperand() argument
404 OutOps.push_back(NewOp); in SelectInlineAsmMemoryOperand()

12