Home
last modified time | relevance | path

Searched refs:OtherVT (Results 1 – 25 of 51) sorted by relevance

123

/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUInstructions.td165 def brtarget : Operand<OtherVT>;
325 def COND_OEQ : PatFrags<(ops), [(OtherVT SETOEQ), (OtherVT SETEQ)]>;
326 def COND_ONE : PatFrags<(ops), [(OtherVT SETONE), (OtherVT SETNE)]>;
327 def COND_OGT : PatFrags<(ops), [(OtherVT SETOGT), (OtherVT SETGT)]>;
328 def COND_OGE : PatFrags<(ops), [(OtherVT SETOGE), (OtherVT SETGE)]>;
329 def COND_OLT : PatFrags<(ops), [(OtherVT SETOLT), (OtherVT SETLT)]>;
330 def COND_OLE : PatFrags<(ops), [(OtherVT SETOLE), (OtherVT SETLE)]>;
347 def COND_UNE_NE : PatFrags<(ops), [(OtherVT SETUNE), (OtherVT SETNE)]>;
353 def COND_SGT : PatFrag<(ops), (OtherVT SETGT)>;
362 def COND_EQ : PatFrags<(ops), [(OtherVT SETEQ), (OtherVT SETUEQ)]>;
[all …]
H A DAMDGPUInstrInfo.td49 [SDTCisVT<0, i1>, SDTCisVT<1, i1>, SDTCisVT<2, OtherVT>]
53 [SDTCisVT<0, i1>, SDTCisVT<1, i1>, SDTCisVT<2, OtherVT>]
57 [SDTCisVT<0, i1>, SDTCisVT<1, OtherVT>]
192 SDTCisInt<0>, SDTCisSameAs<1, 2>, SDTCisVT<3, OtherVT>
341 SDTCisVT<0, OtherVT>
/llvm-project-15.0.7/llvm/lib/Target/SystemZ/
H A DSystemZOperands.td542 def brtarget16 : PCRelOperand<OtherVT, PCRel16> {
546 def brtarget32 : PCRelOperand<OtherVT, PCRel32> {
552 def brtarget12bpp : PCRelOperand<OtherVT, PCRel12> {
556 def brtarget16bpp : PCRelOperand<OtherVT, PCRel16> {
560 def brtarget24bpp : PCRelOperand<OtherVT, PCRel24> {
568 def brtarget16tls : PCRelTLSOperand<OtherVT, PCRelTLS16> {
573 def brtarget32tls : PCRelTLSOperand<OtherVT, PCRelTLS32> {
/llvm-project-15.0.7/llvm/test/TableGen/
H A DGlobalISelEmitterMatchTableOptimizerSameOperand.td23 def : Pat<(i32 (select (i32 (setcc GPR32:$cond, (i32 0), (OtherVT SETEQ))),
H A DGlobalISelEmitterMatchTableOptimizerSameOperand-invalid.td94 def : Pat<(i32 (select (i32 (setcc GPR32:$cond, (i32 0), (OtherVT SETEQ))),
99 def : Pat<(i32 (select (i32 (setcc GPR32:$cond, (i32 0), (OtherVT SETNE))),
H A DGlobalISelEmitter-zero-reg.td10 def pred : PredicateOperand<OtherVT,
/llvm-project-15.0.7/llvm/lib/Target/M68k/
H A DM68kInstrInfo.td80 /* Dest */ SDTCisVT<0, OtherVT>,
336 def MxAS8 : MxMemOp<(ops OtherVT), MxSize8, "B", "printAS8Mem", MxAddr8>;
337 def MxAS16 : MxMemOp<(ops OtherVT), MxSize16, "B", "printAS16Mem", MxAddr16>;
338 def MxAS32 : MxMemOp<(ops OtherVT), MxSize32, "B", "printAS32Mem", MxAddr32>;
346 def MxAL8 : MxMemOp<(ops OtherVT), MxSize8, "b", "printAL8Mem", MxAddr8>;
347 def MxAL16 : MxMemOp<(ops OtherVT), MxSize16, "b", "printAL16Mem", MxAddr16>;
348 def MxAL32 : MxMemOp<(ops OtherVT), MxSize32, "b", "printAL32Mem", MxAddr32>;
402 class MxBrTargetOperand<int N> : Operand<OtherVT> {
407 // Branch targets have OtherVT type and print as pc-relative values.
/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonDepOperands.td32 def b13_2Imm : Operand<OtherVT> { let ParserMatchClass = b13_2ImmOperand; let DecoderMethod = "brta…
35 def b15_2Imm : Operand<OtherVT> { let ParserMatchClass = b15_2ImmOperand; let DecoderMethod = "brta…
41 def b30_2Imm : Operand<OtherVT> { let ParserMatchClass = b30_2ImmOperand; let DecoderMethod = "brta…
/llvm-project-15.0.7/llvm/include/llvm/Target/
H A DTargetSelectionDAG.td108 def SDTOther : SDTypeProfile<1, 0, [SDTCisVT<0, OtherVT>]>; // for 'vt'.
168 SDTCisInt<0>, SDTCisFP<1>, SDTCisSameNumEltsAs<0, 1>, SDTCisVT<2, OtherVT>
171 SDTCisSameAs<0, 1>, SDTCisInt<0>, SDTCisVT<2, OtherVT>,
180 SDTCisInt<0>, SDTCisSameAs<1, 2>, SDTCisVT<3, OtherVT>
193 SDTCisVT<5, OtherVT>
197 SDTCisVT<0, OtherVT>
201 SDTCisVT<0, OtherVT>, SDTCisSameAs<1, 2>, SDTCisVT<3, OtherVT>
205 SDTCisInt<0>, SDTCisVT<1, OtherVT>
213 SDTCisVT<0, OtherVT>, SDTCisVT<1, OtherVT>
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCRegisterInfo.td733 def directbrtarget : Operand<OtherVT> {
740 def absdirectbrtarget : Operand<OtherVT> {
749 def condbrtarget : Operand<OtherVT> {
756 def abscondbrtarget : Operand<OtherVT> {
951 def pred : Operand<OtherVT> {
/llvm-project-15.0.7/llvm/lib/Target/VE/
H A DVVPInstrInfo.td110 SDTCisVT<3, OtherVT>,
/llvm-project-15.0.7/llvm/lib/Target/Mips/
H A DMicroMipsInstrInfo.td164 def jmptarget_mm : Operand<OtherVT> {
174 def brtarget7_mm : Operand<OtherVT> {
182 def brtarget10_mm : Operand<OtherVT> {
190 def brtarget_mm : Operand<OtherVT> {
H A DMips32r6InstrInfo.td37 def brtarget21 : Operand<OtherVT> {
45 def brtarget26 : Operand<OtherVT> {
53 def jmpoffset16 : Operand<OtherVT> {
H A DMicroMips32r6InstrInfo.td13 def brtarget21_mm : Operand<OtherVT> {
21 def brtarget26_mm : Operand<OtherVT> {
29 def brtargetr6 : Operand<OtherVT> {
37 def brtarget_lsl2_mm : Operand<OtherVT> {
/llvm-project-15.0.7/llvm/lib/Target/LoongArch/
H A DLoongArchInstrInfo.td139 def simm16_lsl2_br : Operand<OtherVT> {
150 def simm21_lsl2 : Operand<OtherVT> {
156 def simm26_lsl2 : Operand<OtherVT> {
/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVInstrInfo.td26 SDTCisVT<3, OtherVT>,
30 SDTCisVT<2, OtherVT>,
31 SDTCisVT<3, OtherVT>]>;
241 def simm13_lsb0 : Operand<OtherVT> {
280 def simm21_lsb0_jal : Operand<OtherVT> {
/llvm-project-15.0.7/llvm/lib/Target/Sparc/
H A DSparcInstrInfo.td184 // Branch targets have OtherVT type.
185 def brtarget : Operand<OtherVT> {
189 def bprtarget : Operand<OtherVT> {
193 def bprtarget16 : Operand<OtherVT> {
222 SDTypeProfile<0, 2, [SDTCisVT<0, OtherVT>, SDTCisVT<1, i32>]>;
/llvm-project-15.0.7/llvm/lib/Target/MSP430/
H A DMSP430InstrInfo.td31 def SDT_MSP430BrCC : SDTypeProfile<0, 2, [SDTCisVT<0, OtherVT>,
118 // Short jump targets have OtherVT type and are printed as pcrel imm values.
119 def jmptarget : Operand<OtherVT> {
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMInstrThumb.td128 def t_brtarget : Operand<OtherVT> {
141 def thumb_br_target : Operand<OtherVT> {
160 def thumb_bcc_target : Operand<OtherVT> {
166 def thumb_cb_target : Operand<OtherVT> {
/llvm-project-15.0.7/llvm/lib/Target/ARC/
H A DARCInstrFormats.td988 def btarget : BCTarget<OtherVT>;
994 class BranchTargetS<int BSz> : BCTargetSigned<OtherVT, BSz>;
/llvm-project-15.0.7/llvm/lib/Target/Lanai/
H A DLanaiInstrInfo.td34 def SDT_LanaiBrCC : SDTypeProfile<0, 2, [SDTCisVT<0, OtherVT>,
89 def BrTarget : Operand<OtherVT> {
/llvm-project-15.0.7/llvm/lib/Target/WebAssembly/
H A DWebAssemblyInstrInfo.td144 def bb_op : Operand<OtherVT>;
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DValueTypes.td21 def OtherVT : ValueType<0, 1>; // "Other" value
/llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeVectorTypes.cpp286 EVT OtherVT = N->getValueType(OtherNo); in ScalarizeVecRes_OverflowOp() local
287 if (getTypeAction(OtherVT) == TargetLowering::TypeScalarizeVector) { in ScalarizeVecRes_OverflowOp()
291 ISD::SCALAR_TO_VECTOR, DL, OtherVT, SDValue(ScalarNode, OtherNo)); in ScalarizeVecRes_OverflowOp()
1668 EVT OtherVT = N->getValueType(OtherNo); in SplitVecRes_OverflowOp() local
1669 if (getTypeAction(OtherVT) == TargetLowering::TypeSplitVector) { in SplitVecRes_OverflowOp()
1674 ISD::CONCAT_VECTORS, dl, OtherVT, in SplitVecRes_OverflowOp()
4246 EVT OtherVT = N->getValueType(OtherNo); in WidenVecRes_OverflowOp() local
4247 if (getTypeAction(OtherVT) == TargetLowering::TypeWidenVector) { in WidenVecRes_OverflowOp()
4252 ISD::EXTRACT_SUBVECTOR, DL, OtherVT, SDValue(WideNode, OtherNo), Zero); in WidenVecRes_OverflowOp()
/llvm-project-15.0.7/llvm/lib/Target/BPF/
H A DBPFInstrInfo.td27 SDTCisVT<3, OtherVT>]>;
57 def brtarget : Operand<OtherVT> {

123