Searched refs:OpcTable (Results 1 – 3 of 3) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64FastISel.cpp | 1645 static const unsigned OpcTable[3][2] = { in emitLogicalOp_ri() local
1661 Opc = OpcTable[Idx][0]; in emitLogicalOp_ri()
1667 Opc = OpcTable[ISDOpc - ISD::AND][1]; in emitLogicalOp_ri()
1691 static const unsigned OpcTable[3][2] = { in emitLogicalOp_rs() local
1710 Opc = OpcTable[ISDOpc - ISD::AND][0]; in emitLogicalOp_rs()
1714 Opc = OpcTable[ISDOpc - ISD::AND][1]; in emitLogicalOp_rs()
2079 static const unsigned OpcTable[4][6] = { in emitStore() local
4084 static const unsigned OpcTable[2][2] = { in emitLSL_ri() local
4088 unsigned Opc = OpcTable[IsZExt][Is64Bit]; in emitLSL_ri()
4200 static const unsigned OpcTable[2][2] = { in emitLSR_ri() local
[all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64InstructionSelector.cpp | 1517 unsigned Opc = OpcTable[UseWReg][IsNegative]; in emitTestBit()
1580 unsigned Opc = OpcTable[IsNegative][Width == 64]; in emitCBZ()
2414 static const unsigned OpcTable[2][2] = { in select() local
2419 unsigned Opc = OpcTable[IsSigned][Size == 64]; in select()
3849 static const unsigned OpcTable[4][4][9] = { in selectVectorICmp() local
3909 unsigned Opc = OpcTable[EltIdx][NumEltsIdx][PredIdx]; in selectVectorICmp()
4487 const std::array<std::array<unsigned, 2>, 5> OpcTable{ in emitADD() local
4500 const std::array<std::array<unsigned, 2>, 5> OpcTable{ in emitADDS() local
4506 return emitAddSub(OpcTable, Dst, LHS, RHS, MIRBuilder); in emitADDS()
4513 const std::array<std::array<unsigned, 2>, 5> OpcTable{ in emitSUBS() local
[all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86FastISel.cpp | 2250 static const uint16_t OpcTable[2][4] = { in X86FastEmitSSESelect() local
2258 case MVT::f32: Opc = &OpcTable[0][0]; break; in X86FastEmitSSESelect()
2259 case MVT::f64: Opc = &OpcTable[1][0]; break; in X86FastEmitSSESelect()
|