| /llvm-project-15.0.7/llvm/lib/Target/Lanai/ |
| H A D | LanaiInstrInfo.cpp | 104 int64_t OffsetA = 0, OffsetB = 0; in areMemAccessesTriviallyDisjoint() local
107 getMemOperandWithOffsetWidth(MIb, BaseOpB, OffsetB, WidthB, TRI)) { in areMemAccessesTriviallyDisjoint()
109 int LowOffset = std::min(OffsetA, OffsetB); in areMemAccessesTriviallyDisjoint()
110 int HighOffset = std::max(OffsetA, OffsetB); in areMemAccessesTriviallyDisjoint()
|
| /llvm-project-15.0.7/llvm/lib/Bitcode/Reader/ |
| H A D | MetadataLoader.cpp | 1712 unsigned OffsetB = 0; in parseOneMetadata() local
1715 OffsetB = 2; in parseOneMetadata()
1718 OffsetB++; in parseOneMetadata()
1726 Metadata *CUorFn = getMDOrNull(Record[12 + OffsetB]); in parseOneMetadata()
1739 HasThisAdj ? Record[16 + OffsetB] : 0, // thisAdjustment in parseOneMetadata()
1743 getMDOrNull(Record[13 + OffsetB]), // templateParams in parseOneMetadata()
1744 getMDOrNull(Record[14 + OffsetB]), // declaration in parseOneMetadata()
1745 getMDOrNull(Record[15 + OffsetB]), // retainedNodes in parseOneMetadata()
1746 HasThrownTypes ? getMDOrNull(Record[17 + OffsetB]) in parseOneMetadata()
1748 HasAnnotations ? getMDOrNull(Record[18 + OffsetB]) in parseOneMetadata()
[all …]
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Vectorize/ |
| H A D | LoadStoreVectorizer.cpp | 333 APInt OffsetB(PtrBitWidth, 0); in areConsecutivePointers() local
335 PtrB = PtrB->stripAndAccumulateInBoundsConstantOffsets(DL, OffsetB); in areConsecutivePointers()
347 OffsetB.getMinSignedBits() <= NewPtrBitWidth); in areConsecutivePointers()
350 OffsetB = OffsetB.sextOrTrunc(NewPtrBitWidth); in areConsecutivePointers()
353 APInt OffsetDelta = OffsetB - OffsetA; in areConsecutivePointers()
|
| /llvm-project-15.0.7/llvm/lib/Analysis/ |
| H A D | LoopAccessAnalysis.cpp | 1453 APInt OffsetA(IdxWidth, 0), OffsetB(IdxWidth, 0); in getPointersDiff() local
1455 Value *PtrB1 = PtrB->stripAndAccumulateInBoundsConstantOffsets(DL, OffsetB); in getPointersDiff()
1469 OffsetB = OffsetB.sextOrTrunc(IdxWidth); in getPointersDiff()
1471 OffsetB -= OffsetA; in getPointersDiff()
1472 Val = OffsetB.getSExtValue(); in getPointersDiff()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | MachineInstr.cpp | 1231 int64_t OffsetB = MMOb->getOffset(); in MemOperandsHaveAlias() local
1232 int64_t MinOffset = std::min(OffsetA, OffsetB); in MemOperandsHaveAlias()
1256 int64_t MaxOffset = std::max(OffsetA, OffsetB); in MemOperandsHaveAlias()
1268 assert((OffsetB >= 0) && "Negative MachineMemOperand offset"); in MemOperandsHaveAlias()
1273 KnownWidthB ? WidthB + OffsetB - MinOffset : MemoryLocation::UnknownSize; in MemOperandsHaveAlias()
|
| /llvm-project-15.0.7/llvm/lib/Target/SystemZ/ |
| H A D | SystemZInstrInfo.cpp | 2041 int OffsetA = MMOa->getOffset(), OffsetB = MMOb->getOffset(); in areMemAccessesTriviallyDisjoint() local
2043 int LowOffset = OffsetA < OffsetB ? OffsetA : OffsetB; in areMemAccessesTriviallyDisjoint()
2044 int HighOffset = OffsetA < OffsetB ? OffsetB : OffsetA; in areMemAccessesTriviallyDisjoint()
|
| /llvm-project-15.0.7/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfo.cpp | 1201 int64_t OffsetA = 0, OffsetB = 0; in areMemAccessesTriviallyDisjoint() local
1204 getMemOperandWithOffsetWidth(MIb, BaseOpB, OffsetB, WidthB, TRI)) { in areMemAccessesTriviallyDisjoint()
1206 int LowOffset = std::min(OffsetA, OffsetB); in areMemAccessesTriviallyDisjoint()
1207 int HighOffset = std::max(OffsetA, OffsetB); in areMemAccessesTriviallyDisjoint()
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonInstrInfo.cpp | 2018 int OffsetB = isPostIncrement(MIb) ? 0 : OffB.getImm(); in areMemAccessesTriviallyDisjoint() local
2022 if (OffsetA > OffsetB) { in areMemAccessesTriviallyDisjoint()
2023 uint64_t OffDiff = (uint64_t)((int64_t)OffsetA - (int64_t)OffsetB); in areMemAccessesTriviallyDisjoint()
2026 if (OffsetA < OffsetB) { in areMemAccessesTriviallyDisjoint()
2027 uint64_t OffDiff = (uint64_t)((int64_t)OffsetB - (int64_t)OffsetA); in areMemAccessesTriviallyDisjoint()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.cpp | 1047 int64_t OffsetA = 0, OffsetB = 0; in areMemAccessesTriviallyDisjoint() local
1067 getMemOperandWithOffsetWidth(MIb, BaseOpB, OffsetB, OffsetBIsScalable, in areMemAccessesTriviallyDisjoint()
1071 int LowOffset = OffsetA < OffsetB ? OffsetA : OffsetB; in areMemAccessesTriviallyDisjoint()
1072 int HighOffset = OffsetA < OffsetB ? OffsetB : OffsetA; in areMemAccessesTriviallyDisjoint()
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.cpp | 5556 int64_t OffsetA = 0, OffsetB = 0; in areMemAccessesTriviallyDisjoint() local
5559 getMemOperandWithOffsetWidth(MIb, BaseOpB, OffsetB, WidthB, TRI)) { in areMemAccessesTriviallyDisjoint()
5561 int LowOffset = std::min(OffsetA, OffsetB); in areMemAccessesTriviallyDisjoint()
5562 int HighOffset = std::max(OffsetA, OffsetB); in areMemAccessesTriviallyDisjoint()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.cpp | 3130 int WidthB, int OffsetB) { in offsetsDoNotOverlap() argument
3131 int LowOffset = OffsetA < OffsetB ? OffsetA : OffsetB; in offsetsDoNotOverlap()
3132 int HighOffset = OffsetA < OffsetB ? OffsetB : OffsetA; in offsetsDoNotOverlap()
|