| /llvm-project-15.0.7/llvm/utils/TableGen/ |
| H A D | RegisterInfoEmitter.cpp | 637 typedef SmallVector<LaneBitmask, 4> MaskVec; typedef
895 SequenceToOffsetTable<MaskVec> LaneMaskSeqs; in runMCDesc()
896 SmallVector<MaskVec, 4> RegUnitLaneMasks(Regs.size()); in runMCDesc()
957 MaskVec &LaneMaskVec = RegUnitLaneMasks[i]; in runMCDesc()
|
| /llvm-project-15.0.7/llvm/lib/Analysis/ |
| H A D | VectorUtils.cpp | 907 SmallVector<int, 16> MaskVec; in createReplicatedMask() local
910 MaskVec.push_back(i); in createReplicatedMask()
912 return MaskVec; in createReplicatedMask()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAG.cpp | 1903 if (MaskVec[i] >= NElts) MaskVec[i] -= NElts; in getVectorShuffle()
1920 if (MaskVec[i] < Offset || MaskVec[i] >= (Offset + NElts)) in getVectorShuffle()
1925 MaskVec[i] = -1; in getVectorShuffle()
1931 MaskVec[i] = i + Offset; in getVectorShuffle()
1945 if (MaskVec[i] >= NElts) { in getVectorShuffle()
1947 MaskVec[i] = -1; in getVectorShuffle()
1950 } else if (MaskVec[i] >= 0) { in getVectorShuffle()
1971 if (MaskVec[i] >= 0 && MaskVec[i] != i) Identity = false; in getVectorShuffle()
1972 if (MaskVec[i] != MaskVec[0]) AllSame = false; in getVectorShuffle()
2028 ID.AddInteger(MaskVec[i]); in getVectorShuffle()
[all …]
|
| /llvm-project-15.0.7/llvm/lib/IR/ |
| H A D | AutoUpgrade.cpp | 2460 Value *MaskVec = getX86MaskVec(Builder, CI->getArgOperand(2), in UpgradeIntrinsicCall() local
2466 Rep = Builder.CreateCall(ELd, { Ptr, MaskVec, CI->getOperand(1) }); in UpgradeIntrinsicCall()
2475 Value *MaskVec = in UpgradeIntrinsicCall() local
2482 Rep = Builder.CreateCall(CSt, { CI->getArgOperand(1), Ptr, MaskVec }); in UpgradeIntrinsicCall()
2487 Value *MaskVec = getX86MaskVec(Builder, CI->getArgOperand(2), in UpgradeIntrinsicCall() local
2495 MaskVec }); in UpgradeIntrinsicCall()
|
| /llvm-project-15.0.7/clang/lib/CodeGen/ |
| H A D | CGBuiltin.cpp | 12069 Value *MaskVec = CGF.Builder.CreateBitCast(Mask, MaskTy); in getMaskVecValue() local
12077 MaskVec = CGF.Builder.CreateShuffleVector(MaskVec, MaskVec, in getMaskVecValue()
12081 return MaskVec; in getMaskVecValue()
12090 Value *MaskVec = getMaskVecValue( in EmitX86MaskedStore() local
12094 return CGF.Builder.CreateMaskedStore(Ops[1], Ptr, Alignment, MaskVec); in EmitX86MaskedStore()
12104 Value *MaskVec = getMaskVecValue( in EmitX86MaskedLoad() local
12107 return CGF.Builder.CreateMaskedLoad(Ty, Ptr, Alignment, MaskVec, Ops[1]); in EmitX86MaskedLoad()
12119 Value *MaskVec = getMaskVecValue( in EmitX86ExpandLoad() local
12124 return CGF.Builder.CreateCall(F, { Ptr, MaskVec, Ops[1] }); in EmitX86ExpandLoad()
12137 return CGF.Builder.CreateCall(F, { Ops[0], Ops[1], MaskVec }); in EmitX86CompressExpand()
[all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelLowering.cpp | 2951 SDValue MaskVec = DAG.getBuildVector(MaskVecTy, DL, Ops); in lowerVECTOR_SHUFFLE_VSHF() local
2970 return DAG.getNode(MipsISD::VSHF, DL, ResTy, MaskVec, Op1, Op0); in lowerVECTOR_SHUFFLE_VSHF()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 7149 SmallVector<int, 16> MaskVec(NumElems); in getShuffleVectorZeroOrUndef() local
7152 MaskVec[i] = (i == Idx) ? NumElems : i; in getShuffleVectorZeroOrUndef()
7153 return DAG.getVectorShuffle(VT, SDLoc(V2), V1, V2, MaskVec); in getShuffleVectorZeroOrUndef()
11373 int MaskVec[] = { in LowerBUILD_VECTOR() local
11379 return DAG.getVectorShuffle(VT, dl, Ops[0], Ops[1], MaskVec); in LowerBUILD_VECTOR()
|