| /llvm-project-15.0.7/llvm/test/CodeGen/SystemZ/ |
| H A D | clear-liverange-spillreg.mir | 297 MVC undef %69, 0, 2, %64, 0 :: (store (s16)), (load (s16)) 317 MVC undef %85, 0, 2, %84, 0 :: (store (s16)), (load (s16)) 326 MVC undef %93, 0, 2, %92, 0 :: (store (s16)), (load (s16)) 328 MVC undef %95, 0, 2, %94, 0 :: (store (s16)), (load (s16)) 330 MVC undef %97, 0, 2, %96, 0 :: (store (s16)), (load (s16))
|
| H A D | memcpy-01.ll | 1 ; Test memcpy using MVC. 47 ; Test the upper range of a single MVC, i32 version. 56 ; Test the upper range of a single MVC, i64 version. 108 ; ...and again in cases where not all parts are in range of MVC.
|
| H A D | memcpy-02.ll | 221 ; Make sure that we don't use MVC if the load is volatile. 243 ; Test that MVC is not used for aligned loads and stores if there is 244 ; no way of telling whether they alias. We don't want to use MVC in 278 ; Test that we can use MVC for global addresses for i8. 345 ; Test that we can use MVC for global addresses for fp128.
|
| H A D | cc-liveness.ll | 11 ; CHECK: MVC
|
| H A D | spill-01.ll | 1 ; Test spilling using MVC. The tests here assume z10 register pressure, 156 ; MVC for all 10. 244 ; Repeat f2 with atomic accesses. We shouldn't use MVC here. 387 ; The copy from %val9 to %newval8 can be done using an MVC, which then 461 ; This used to generate a no-op MVC. It is very sensitive to spill heuristics.
|
| H A D | memcpy-03.ll | 4 ; Test memcpys of small constant lengths that should not be done with MVC.
|
| H A D | cond-move-regalloc-hints.mir | 266 …MVC undef %53:addr64bit, 0, 4, %52, 32 :: (store (s32) into `i32* undef`), (load (s32) from %ir.tm…
|
| H A D | memset-08.ll | 4 ; Test memsets of small constant lengths, that should not be done with MVC.
|
| /llvm-project-15.0.7/llvm/lib/Target/SystemZ/ |
| H A D | SystemZSelectionDAGInfo.cpp | 68 return emitMemMemImm(DAG, DL, SystemZISD::MVC, Chain, Dst, Src, in EmitTargetCodeForMemcpy() 71 return emitMemMemReg(DAG, DL, SystemZISD::MVC, Chain, Dst, Src, Size); in EmitTargetCodeForMemcpy()
|
| H A D | README.txt | 39 We only use MVC, XC and CLC for constant-length block operations.
|
| H A D | SystemZPatterns.td | 114 // Try to use MVC instruction INSN for a load of type LOAD followed by a store
|
| H A D | SystemZInstrInfo.cpp | 340 if (MI.getOpcode() != SystemZ::MVC || !MI.getOperand(0).isFI() || in isStackSlotCopy() 1169 get(SystemZ::MVC)) in foldMemoryOperandImpl() 1180 get(SystemZ::MVC)) in foldMemoryOperandImpl()
|
| H A D | SystemZISelLowering.h | 118 MVC, enumerator
|
| H A D | SystemZOperators.td | 410 def z_mvc : SDNode<"SystemZISD::MVC", SDT_ZMemMemLength, 596 // A store of a load that can be implemented using MVC.
|
| H A D | SystemZScheduleZ196.td | 166 def : InstRW<[WLat1, FXU, LSU3, GroupAlone], (instregex "MVC$")>; 1150 def : InstRW<[WLat30, MCD], (instregex "MVC(K|P|S)$")>; 1151 def : InstRW<[WLat30, MCD], (instregex "MVC(S|D)K$")>;
|
| H A D | SystemZScheduleZEC12.td | 171 def : InstRW<[WLat1, FXU, LSU3, GroupAlone], (instregex "MVC$")>; 1195 def : InstRW<[WLat30, MCD], (instregex "MVC(K|P|S)$")>; 1196 def : InstRW<[WLat30, MCD], (instregex "MVC(S|D)K$")>;
|
| H A D | SystemZScheduleZ13.td | 187 def : InstRW<[WLat1, FXb, LSU3, GroupAlone], (instregex "MVC$")>; 1471 def : InstRW<[WLat4LSU, FXa2, FXb, LSU5, GroupAlone2], (instregex "MVC(K|P|S)$")>; 1472 def : InstRW<[WLat1, FXa, LSU5, GroupAlone2], (instregex "MVC(S|D)K$")>;
|
| H A D | SystemZScheduleZ16.td | 188 def : InstRW<[WLat1, FXb, LSU3, GroupAlone], (instregex "MVC$")>; 1639 def : InstRW<[WLat4LSU, FXa2, FXb, LSU5, GroupAlone2], (instregex "MVC(K|P|S)$")>; 1640 def : InstRW<[WLat1, FXa, LSU5, GroupAlone2], (instregex "MVC(S|D)K$")>;
|
| H A D | SystemZScheduleZ15.td | 188 def : InstRW<[WLat1, FXb, LSU3, GroupAlone], (instregex "MVC$")>; 1607 def : InstRW<[WLat4LSU, FXa2, FXb, LSU5, GroupAlone2], (instregex "MVC(K|P|S)$")>; 1608 def : InstRW<[WLat1, FXa, LSU5, GroupAlone2], (instregex "MVC(S|D)K$")>;
|
| H A D | SystemZScheduleZ14.td | 188 def : InstRW<[WLat1, FXb, LSU3, GroupAlone], (instregex "MVC$")>; 1561 def : InstRW<[WLat4LSU, FXa2, FXb, LSU5, GroupAlone2], (instregex "MVC(K|P|S)$")>; 1562 def : InstRW<[WLat1, FXa, LSU5, GroupAlone2], (instregex "MVC(S|D)K$")>;
|
| H A D | SystemZISelLowering.cpp | 896 bool MVC = Ty->isIntegerTy(8); in getLoadStoreAddrMode() local 897 return AddressingMode(!MVC/*LongDispl*/, !MVC/*IdxReg*/); in getLoadStoreAddrMode() 5939 OPCODE(MVC); in getTargetNodeName() 8424 if (Opcode == SystemZ::MVC) in emitMemMemWrapper() 8991 return emitMemMemWrapper(MI, MBB, SystemZ::MVC); in EmitInstrWithCustomInserter() 9006 return emitMemMemWrapper(MI, MBB, SystemZ::MVC, true/*IsMemset*/); in EmitInstrWithCustomInserter()
|
| H A D | SystemZInstrInfo.td | 526 defm MVC : MemorySS<"mvc", 0xD2, z_mvc>;
|
| /llvm-project-15.0.7/clang/docs/ |
| H A D | InternalsManual.rst | 192 without requiring it to use a specific presentation (consider this MVC for
|