Searched refs:LO16 (Results 1 – 12 of 12) sorted by relevance
| /llvm-project-15.0.7/lld/test/ELF/ |
| H A D | mips-tls-hilo.s | 2 # Check MIPS R_MIPS_TLS_DTPREL_HI16/LO16 and R_MIPS_TLS_TPREL_HI16/LO16
|
| H A D | mips-hilo.s | 2 # Check R_MIPS_HI16 / LO16 relocations calculation.
|
| H A D | mips-hilo-gp-disp.s | 2 # Check R_MIPS_HI16 / LO16 relocations calculation against _gp_disp.
|
| H A D | mips-sto-plt.s | 61 lui $t0,%hi(foo1) # R_MIPS_HI16/LO16 against 'foo1' from DSO
|
| /llvm-project-15.0.7/llvm/lib/Target/CSKY/MCTargetDesc/ |
| H A D | CSKYMCCodeEmitter.cpp | 61 uint16_t LO16 = static_cast<uint16_t>(Bin); in writeData() local 67 support::endian::write<uint16_t>(OS, LO16, support::little); in writeData() 235 uint16_t LO16 = static_cast<uint16_t>(Bin); in encodeInstruction() local 241 support::endian::write<uint16_t>(OS, LO16, support::little); in encodeInstruction()
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMExpandPseudoInsts.cpp | 982 MachineInstrBuilder LO16, HI16; in ExpandMOV32BitImm() local 1012 LO16 = LO16.addImm(SOImmValV1); in ExpandMOV32BitImm() 1014 LO16.cloneMemRefs(MI); in ExpandMOV32BitImm() 1016 LO16.setMIFlags(MIFlags); in ExpandMOV32BitImm() 1022 TransferImpOps(MI, LO16, HI16); in ExpandMOV32BitImm() 1043 LO16.setMIFlags(MIFlags); in ExpandMOV32BitImm() 1051 LO16 = LO16.addImm(Lo16); in ExpandMOV32BitImm() 1058 LO16 = LO16.addExternalSymbol(ES, TF | ARMII::MO_LO16); in ExpandMOV32BitImm() 1065 LO16 = LO16.addGlobalAddress(GV, MO.getOffset(), TF | ARMII::MO_LO16); in ExpandMOV32BitImm() 1071 LO16.cloneMemRefs(MI); in ExpandMOV32BitImm() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/Lanai/ |
| H A D | LanaiInstrInfo.td | 64 def LO16 : SDNodeXForm<imm, [{ 122 return ((N->getZExtValue() & 0xFFFFUL) == N->getZExtValue());}], LO16> { 129 return (Imm < 0) && (isInt<16>(Imm));}], LO16> { 135 return ((int64_t)(N->getSExtValue() & 0xFFFFUL) == N->getSExtValue());}], LO16> { 143 return (N->getZExtValue() >= 0xFFFF0000UL);}], LO16> { 835 def : Pat<(i32 imm:$imm), (OR_I_LO (MOVHI (HI16 imm:$imm)), (LO16 imm:$imm))>;
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.td | 469 def LO16 : SDNodeXForm<imm, [{ 520 }], LO16>; 2956 (ORI (LIS (HI16 imm:$imm)), (LO16 imm:$imm))>; 2966 (ADDIS (ADDI $in, (LO16 imm:$imm)), (HA16 imm:$imm))>; 2969 (ORIS (ORI $in, (LO16 imm:$imm)), (HI16 imm:$imm))>; 2972 (XORIS (XORI $in, (LO16 imm:$imm)), (HI16 imm:$imm))>; 3589 (LO16 imm:$imm)), sub_eq)>; 3629 (LO16 imm:$imm)), sub_eq)>; 3659 (LO16 imm:$imm)), sub_eq)>; 3688 (LO16 imm:$imm)), sub_eq)>;
|
| H A D | PPCInstrP10.td | 1921 (LO16 imm:$imm)), sub_eq)>; 1928 (LO16 imm:$imm)), sub_eq)>;
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsInstrInfo.td | 1191 def LO16 : SDNodeXForm<imm, [{ 1220 // The LO16 param means that only the lower 16 bits of the node 1228 }], LO16>; 1281 }], LO16>; 3125 (ORiOp (LUiOp (HI16 imm:$imm)), (LO16 imm:$imm))>;
|
| H A D | Mips64InstrInfo.td | 653 (LO16 imm:$imm))>, ISA_MIPS3, GPR_64;
|
| /llvm-project-15.0.7/llvm/docs/ |
| H A D | CodeGenerator.rst | 1106 (ORI (LIS (HI16 imm:$imm)), (LO16 imm:$imm))>; 1112 instruction". To make this work, the ``LO16``/``HI16`` node transformations
|