Home
last modified time | relevance | path

Searched refs:LIR (Results 1 – 7 of 7) sorted by relevance

/llvm-project-15.0.7/mlir/test/Dialect/SparseTensor/
H A Dsparse_lower_inplace.mlir9 // RUN: FileCheck %s --check-prefix=CHECK-LIR
85 // CHECK-LIR-LABEL: func @matvec(
86 // CHECK-LIR-SAME: %[[VAL_0:.*]]: !llvm.ptr<i8>,
87 // CHECK-LIR-SAME: %[[VAL_1:.*]]: memref<64xf64>,
90 // CHECK-LIR-DAG: %[[VAL_4:.*]] = arith.constant 0 : index
91 // CHECK-LIR-DAG: %[[VAL_5:.*]] = arith.constant 1 : index
106 // CHECK-LIR: scf.yield %[[VAL_21]] : f64
107 // CHECK-LIR: }
109 // CHECK-LIR: }
110 // CHECK-LIR: return %[[VAL_2]] : memref<32xf64>
[all …]
H A Dsparse_lower.mlir9 // RUN: FileCheck %s --check-prefix=CHECK-LIR
85 // CHECK-LIR-LABEL: func @matvec(
86 // CHECK-LIR-SAME: %[[VAL_0:.*]]: !llvm.ptr<i8>,
87 // CHECK-LIR-SAME: %[[VAL_1:.*]]: memref<64xf64>,
90 // CHECK-LIR-DAG: %[[VAL_4:.*]] = arith.constant 0 : index
91 // CHECK-LIR-DAG: %[[VAL_5:.*]] = arith.constant 1 : index
106 // CHECK-LIR: scf.yield %[[VAL_24]] : f64
107 // CHECK-LIR: }
109 // CHECK-LIR: }
110 // CHECK-LIR: return %[[VAL_2]] : memref<32xf64>
[all …]
H A Dsparse_lower_col.mlir9 // RUN: FileCheck %s --check-prefix=CHECK-LIR
86 // CHECK-LIR-LABEL: func @matvec(
87 // CHECK-LIR-SAME: %[[VAL_0:.*]]: !llvm.ptr<i8>,
88 // CHECK-LIR-SAME: %[[VAL_1:.*]]: memref<64xf64>,
90 // CHECK-LIR-DAG: %[[VAL_3:.*]] = arith.constant 64 : index
91 // CHECK-LIR-DAG: %[[VAL_5:.*]] = arith.constant 0 : index
92 // CHECK-LIR-DAG: %[[VAL_6:.*]] = arith.constant 1 : index
108 // CHECK-LIR: }
109 // CHECK-LIR: }
110 // CHECK-LIR: return %[[VAL_2]] : memref<32xf64>
[all …]
/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DMachineTraceMetrics.cpp767 for (const LiveInReg &LIR : TBI.LiveIns) { in computeCrossBlockCriticalPath() local
768 if (!LIR.Reg.isVirtual()) in computeCrossBlockCriticalPath()
770 const MachineInstr *DefMI = MTM.MRI->getVRegDef(LIR.Reg); in computeCrossBlockCriticalPath()
775 unsigned Len = LIR.Height + Cycles[DefMI].Depth; in computeCrossBlockCriticalPath()
1134 for (LiveInReg &LIR : TBI.LiveIns) { in computeInstrHeights()
1135 const MachineInstr *DefMI = MTM.MRI->getVRegDef(LIR.Reg); in computeInstrHeights()
1136 LIR.Height = Heights.lookup(DefMI); in computeInstrHeights()
1137 LLVM_DEBUG(dbgs() << ' ' << printReg(LIR.Reg) << '@' << LIR.Height); in computeInstrHeights()
/llvm-project-15.0.7/llvm/test/Transforms/LoopIdiom/
H A Dlir-heurs-multi-block-loop.ll12 ; LIR allowed: loop_memset idiom in multi-block loop.
66 ; LIR allowed: memset idiom in multi-block nested loop,
131 ; LIR avoided: memset idiom in multi-block top-level loop.
H A Dnon-integral-pointers.ll7 ; LIR'ing stores of pointers with address space 3 is fine, since
40 ; LIR'ing stores of pointers with address space 4 is not ok, since
/llvm-project-15.0.7/llvm/lib/Transforms/Scalar/
H A DLoopIdiomRecognize.cpp295 LoopIdiomRecognize LIR(AA, DT, LI, SE, TLI, TTI, MSSA, DL, ORE); in runOnLoop() local
296 return LIR.runOnLoop(L); in runOnLoop()
326 LoopIdiomRecognize LIR(&AR.AA, &AR.DT, &AR.LI, &AR.SE, &AR.TLI, &AR.TTI, in run() local
328 if (!LIR.runOnLoop(&L)) in run()