Home
last modified time | relevance | path

Searched refs:IsOptNone (Results 1 – 12 of 12) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/Mips/
H A DMipsPostLegalizerCombiner.cpp81 MipsPostLegalizerCombiner(bool IsOptNone = false);
92 bool IsOptNone; member in __anonf096270b0111::MipsPostLegalizerCombiner
102 if (!IsOptNone) { in getAnalysisUsage()
109 MipsPostLegalizerCombiner::MipsPostLegalizerCombiner(bool IsOptNone) in MipsPostLegalizerCombiner() argument
110 : MachineFunctionPass(ID), IsOptNone(IsOptNone) { in MipsPostLegalizerCombiner()
145 FunctionPass *createMipsPostLegalizeCombiner(bool IsOptNone) { in createMipsPostLegalizeCombiner() argument
146 return new MipsPostLegalizerCombiner(IsOptNone); in createMipsPostLegalizeCombiner()
H A DMips.h41 FunctionPass *createMipsPostLegalizeCombiner(bool IsOptNone);
H A DMipsTargetMachine.cpp341 bool IsOptNone = getOptLevel() == CodeGenOpt::None; in addPreRegBankSelect() local
342 addPass(createMipsPostLegalizeCombiner(IsOptNone)); in addPreRegBankSelect()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUPreLegalizerCombiner.cpp230 AMDGPUPreLegalizerCombiner(bool IsOptNone = false);
240 bool IsOptNone; member in __anonfdf298360211::AMDGPUPreLegalizerCombiner
250 if (!IsOptNone) { in getAnalysisUsage()
260 AMDGPUPreLegalizerCombiner::AMDGPUPreLegalizerCombiner(bool IsOptNone) in AMDGPUPreLegalizerCombiner() argument
261 : MachineFunctionPass(ID), IsOptNone(IsOptNone) { in AMDGPUPreLegalizerCombiner()
275 IsOptNone ? nullptr : &getAnalysis<MachineDominatorTree>(); in runOnMachineFunction()
298 FunctionPass *createAMDGPUPreLegalizeCombiner(bool IsOptNone) { in createAMDGPUPreLegalizeCombiner() argument
299 return new AMDGPUPreLegalizerCombiner(IsOptNone); in createAMDGPUPreLegalizeCombiner()
H A DAMDGPURegBankCombiner.cpp424 AMDGPURegBankCombiner(bool IsOptNone = false);
434 bool IsOptNone; member in __anon26f8100a0211::AMDGPURegBankCombiner
444 if (!IsOptNone) { in getAnalysisUsage()
451 AMDGPURegBankCombiner::AMDGPURegBankCombiner(bool IsOptNone) in AMDGPURegBankCombiner() argument
452 : MachineFunctionPass(ID), IsOptNone(IsOptNone) { in AMDGPURegBankCombiner()
471 IsOptNone ? nullptr : &getAnalysis<MachineDominatorTree>(); in runOnMachineFunction()
489 FunctionPass *createAMDGPURegBankCombiner(bool IsOptNone) { in createAMDGPURegBankCombiner() argument
490 return new AMDGPURegBankCombiner(IsOptNone); in createAMDGPURegBankCombiner()
H A DAMDGPUPostLegalizerCombiner.cpp383 AMDGPUPostLegalizerCombiner(bool IsOptNone = false);
393 bool IsOptNone; member in __anon0ee149f50611::AMDGPUPostLegalizerCombiner
403 if (!IsOptNone) { in getAnalysisUsage()
410 AMDGPUPostLegalizerCombiner::AMDGPUPostLegalizerCombiner(bool IsOptNone) in AMDGPUPostLegalizerCombiner() argument
411 : MachineFunctionPass(ID), IsOptNone(IsOptNone) { in AMDGPUPostLegalizerCombiner()
430 IsOptNone ? nullptr : &getAnalysis<MachineDominatorTree>(); in runOnMachineFunction()
448 FunctionPass *createAMDGPUPostLegalizeCombiner(bool IsOptNone) { in createAMDGPUPostLegalizeCombiner() argument
449 return new AMDGPUPostLegalizerCombiner(IsOptNone); in createAMDGPUPostLegalizeCombiner()
H A DAMDGPU.h23 FunctionPass *createAMDGPUPreLegalizeCombiner(bool IsOptNone);
25 FunctionPass *createAMDGPUPostLegalizeCombiner(bool IsOptNone);
26 FunctionPass *createAMDGPURegBankCombiner(bool IsOptNone);
H A DAMDGPUTargetMachine.cpp1235 bool IsOptNone = getOptLevel() == CodeGenOpt::None; in addPreLegalizeMachineIR() local
1236 addPass(createAMDGPUPreLegalizeCombiner(IsOptNone)); in addPreLegalizeMachineIR()
1246 bool IsOptNone = getOptLevel() == CodeGenOpt::None; in addPreRegBankSelect() local
1247 addPass(createAMDGPUPostLegalizeCombiner(IsOptNone)); in addPreRegBankSelect()
1256 bool IsOptNone = getOptLevel() == CodeGenOpt::None; in addPreGlobalInstructionSelect() local
1257 addPass(createAMDGPURegBankCombiner(IsOptNone)); in addPreGlobalInstructionSelect()
/llvm-project-15.0.7/llvm/lib/Target/AArch64/GISel/
H A DAArch64PostLegalizerCombiner.cpp380 AArch64PostLegalizerCombiner(bool IsOptNone = false);
390 bool IsOptNone; member in __anondf6c538e0211::AArch64PostLegalizerCombiner
400 if (!IsOptNone) { in getAnalysisUsage()
409 AArch64PostLegalizerCombiner::AArch64PostLegalizerCombiner(bool IsOptNone) in AArch64PostLegalizerCombiner() argument
410 : MachineFunctionPass(ID), IsOptNone(IsOptNone) { in AArch64PostLegalizerCombiner()
427 IsOptNone ? nullptr : &getAnalysis<MachineDominatorTree>(); in runOnMachineFunction()
448 FunctionPass *createAArch64PostLegalizerCombiner(bool IsOptNone) { in createAArch64PostLegalizerCombiner() argument
449 return new AArch64PostLegalizerCombiner(IsOptNone); in createAArch64PostLegalizerCombiner()
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64.h66 FunctionPass *createAArch64PostLegalizerCombiner(bool IsOptNone);
69 FunctionPass *createAArch64StackTaggingPass(bool IsOptNone);
H A DAArch64StackTagging.cpp301 AArch64StackTagging(bool IsOptNone = false) in AArch64StackTagging() argument
303 MergeInit(ClMergeInit.getNumOccurrences() ? ClMergeInit : !IsOptNone), in AArch64StackTagging()
305 : !IsOptNone) { in AArch64StackTagging()
352 FunctionPass *llvm::createAArch64StackTaggingPass(bool IsOptNone) { in INITIALIZE_PASS_DEPENDENCY()
353 return new AArch64StackTagging(IsOptNone); in INITIALIZE_PASS_DEPENDENCY()
H A DAArch64TargetMachine.cpp670 bool IsOptNone = getOptLevel() == CodeGenOpt::None; in addPreRegBankSelect() local
671 if (!IsOptNone) { in addPreRegBankSelect()
672 addPass(createAArch64PostLegalizerCombiner(IsOptNone)); in addPreRegBankSelect()