Home
last modified time | relevance | path

Searched refs:Is64 (Results 1 – 21 of 21) sorted by relevance

/llvm-project-15.0.7/llvm/include/llvm/Object/
H A DELFTypes.h48 template <endianness E, bool Is64> struct ELFType {
55 static const bool Is64Bits = Is64;
58 using Ehdr = Elf_Ehdr_Impl<ELFType<E, Is64>>;
59 using Shdr = Elf_Shdr_Impl<ELFType<E, Is64>>;
60 using Sym = Elf_Sym_Impl<ELFType<E, Is64>>;
61 using Dyn = Elf_Dyn_Impl<ELFType<E, Is64>>;
62 using Phdr = Elf_Phdr_Impl<ELFType<E, Is64>>;
71 using Hash = Elf_Hash_Impl<ELFType<E, Is64>>;
73 using Chdr = Elf_Chdr_Impl<ELFType<E, Is64>>;
74 using Nhdr = Elf_Nhdr_Impl<ELFType<E, Is64>>;
[all …]
/llvm-project-15.0.7/llvm/lib/ObjectYAML/
H A DXCOFFYAML.cpp228 static void auxSymMapping(IO &IO, XCOFFYAML::CsectAuxEnt &AuxSym, bool Is64) { in auxSymMapping() argument
233 if (Is64) { in auxSymMapping()
249 if (Is64) { in auxSymMapping()
258 bool Is64) { in auxSymMapping() argument
259 if (!Is64) in auxSymMapping()
286 const bool Is64 = in mapping() local
293 if (!Is64) in mapping()
301 auxSymMapping(IO, *cast<XCOFFYAML::FunctionAuxEnt>(AuxSym.get()), Is64); in mapping()
305 auxSymMapping(IO, *cast<XCOFFYAML::BlockAuxEnt>(AuxSym.get()), Is64); in mapping()
313 auxSymMapping(IO, *cast<XCOFFYAML::CsectAuxEnt>(AuxSym.get()), Is64); in mapping()
[all …]
H A DELFYAML.cpp1259 const bool Is64 = static_cast<ELFYAML::Object *>(Ctx)->Header.Class == in input() local
1268 const int64_t MinVal = Is64 ? INT64_MIN : INT32_MIN; in input()
1276 const uint64_t MaxVal = Is64 ? UINT64_MAX : UINT32_MAX; in input()
/llvm-project-15.0.7/llvm/include/llvm/ObjCopy/
H A DCommonConfig.h41 MachineInfo(uint16_t EM, uint8_t ABI, bool Is64, bool IsLittle) in MachineInfo()
42 : EMachine(EM), OSABI(ABI), Is64Bit(Is64), IsLittleEndian(IsLittle) {} in MachineInfo()
44 MachineInfo(uint16_t EM, bool Is64, bool IsLittle) in MachineInfo()
45 : MachineInfo(EM, ELF::ELFOSABI_NONE, Is64, IsLittle) {} in MachineInfo()
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/MCTargetDesc/
H A DPPCAsmBackend.cpp225 bool Is64 = TT.isPPC64(); in createObjectTargetWriter() local
226 return createPPCELFObjectWriter(Is64, OSABI); in createObjectTargetWriter()
/llvm-project-15.0.7/llvm/tools/llvm-objdump/
H A DCOFFDump.cpp43 Is64 = !Obj.getPE32Header(); in COFFDumper()
50 return format_hex_no_prefix(V, Is64 ? 16 : 8); in formatAddr()
54 return Is64 ? 0 : static_cast<const pe32_header *>(Hdr)->BaseOfData; in getBaseOfData()
58 bool Is64; member in __anonf7a89b560111::COFFDumper
114 if (!Is64) in printPEHeader()
H A DMachODump.cpp7811 CompactUnwindEntry(StringRef Contents, unsigned Offset, bool Is64) in CompactUnwindEntry()
7813 if (Is64) in CompactUnwindEntry()
7916 bool Is64 = Obj->is64Bit(); in printMachOCompactUnwindSection() local
7917 uint32_t PointerSize = Is64 ? sizeof(uint64_t) : sizeof(uint32_t); in printMachOCompactUnwindSection()
7926 CompactUnwindEntry Entry(Contents, Offset, Is64); in printMachOCompactUnwindSection()
/llvm-project-15.0.7/llvm/lib/Target/Mips/MCTargetDesc/
H A DMipsELFObjectWriter.cpp59 MipsELFObjectWriter(uint8_t OSABI, bool HasRelocationAddend, bool Is64);
214 bool HasRelocationAddend, bool Is64) in MipsELFObjectWriter() argument
215 : MCELFObjectTargetWriter(Is64, OSABI, ELF::EM_MIPS, HasRelocationAddend) {} in MipsELFObjectWriter()
/llvm-project-15.0.7/llvm/lib/ObjCopy/COFF/
H A DCOFFWriter.cpp193 PeHeaderSize = Obj.Is64 ? sizeof(pe32plus_header) : sizeof(pe32_header); in finalize()
290 if (Obj.Is64) { in writeHeaders()
H A DCOFFObject.h104 bool Is64 = false; member
H A DCOFFReader.cpp28 Obj.Is64 = COFFObj.is64(); in readExecutableHeaders()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUInstructionSelector.cpp270 static unsigned getLogicalBitOpcode(unsigned Opc, bool Is64) { in getLogicalBitOpcode() argument
273 return Is64 ? AMDGPU::S_AND_B64 : AMDGPU::S_AND_B32; in getLogicalBitOpcode()
275 return Is64 ? AMDGPU::S_OR_B64 : AMDGPU::S_OR_B32; in getLogicalBitOpcode()
277 return Is64 ? AMDGPU::S_XOR_B64 : AMDGPU::S_XOR_B32; in getLogicalBitOpcode()
294 I.setDesc(TII.get(getLogicalBitOpcode(I.getOpcode(), Is64))); in selectG_AND_OR_XOR()
1182 const bool Is64 = Size == 64; in selectBallot() local
1196 Register SrcReg = Is64 ? AMDGPU::EXEC : AMDGPU::EXEC_LO; in selectBallot()
1715 unsigned SubReg = Is64 ? AMDGPU::sub0_sub1 : AMDGPU::sub0; in selectImageIntrinsic()
2505 const bool Is64 = STI.isWave64(); in selectG_BRCOND() local
2713 const bool Is64 = DstTy.getSizeInBits() == 64; in selectG_EXTRACT_VECTOR_ELT() local
[all …]
H A DMIMGInstructions.td1126 class MIMG_IntersectRay_Helper<bit Is64, bit A16> {
1127 int num_addrs = !if(Is64, !if(A16, 9, 12), !if(A16, 8, 11));
1134 RegisterClass node_ptr_type = !if(Is64, VReg_64, VGPR_32);
1179 multiclass MIMG_IntersectRay<mimgopc op, string opcode, bit Is64, bit A16> {
1180 defvar info = MIMG_IntersectRay_Helper<Is64, A16>;
H A DAMDGPULegalizerInfo.cpp5411 const bool Is64 = MRI.getType(NodePtr).getSizeInBits() == 64; in legalizeBVHIntrinsic() local
5413 const unsigned NumVAddrDwords = IsA16 ? (Is64 ? 9 : 8) : (Is64 ? 12 : 11); in legalizeBVHIntrinsic()
5422 Opcode = AMDGPU::getMIMGOpcode(BaseOpcodes[Is64][IsA16], in legalizeBVHIntrinsic()
5428 BaseOpcodes[Is64][IsA16], in legalizeBVHIntrinsic()
5467 if (Is64) { in legalizeBVHIntrinsic()
H A DSIISelLowering.cpp7696 const bool Is64 = NodePtr.getValueType() == MVT::i64; in LowerINTRINSIC_W_CHAIN() local
7698 const unsigned NumVAddrDwords = IsA16 ? (Is64 ? 9 : 8) : (Is64 ? 12 : 11); in LowerINTRINSIC_W_CHAIN()
7708 Opcode = AMDGPU::getMIMGOpcode(BaseOpcodes[Is64][IsA16], in LowerINTRINSIC_W_CHAIN()
7714 AMDGPU::getMIMGOpcode(BaseOpcodes[Is64][IsA16], in LowerINTRINSIC_W_CHAIN()
7769 if (Is64) in LowerINTRINSIC_W_CHAIN()
H A DAMDGPURegisterBankInfo.cpp880 bool Is64 = OpSize % 64 == 0; in executeInWaterfallLoop() local
881 unsigned PartSize = Is64 ? 64 : 32; in executeInWaterfallLoop()
/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonBitTracker.cpp1253 bool Is64 = DoubleRegsRegClass.contains(PReg); in getNextPhysReg() local
1254 assert(PReg == 0 || Is64 || IntRegsRegClass.contains(PReg)); in getNextPhysReg()
1268 if (!Is64) { in getNextPhysReg()
/llvm-project-15.0.7/llvm/lib/DWP/
H A DDWP.cpp285 bool Is64 = isa<object::ELF64LEObjectFile>(Obj) || in handleCompressedSection() local
287 Expected<Decompressor> Dec = Decompressor::create(Name, Contents, IsLE, Is64); in handleCompressedSection()
/llvm-project-15.0.7/llvm/tools/llvm-readobj/
H A DELFDumper.cpp4091 constexpr bool Is64 = ELFT::Is64Bits; in printSectionDetails() local
4093 {Is64 ? "Address" : "Addr", 23}, in printSectionDetails()
4094 {"Off", Is64 ? 40 : 32}, in printSectionDetails()
4095 {"Size", Is64 ? 47 : 39}, in printSectionDetails()
4096 {"ES", Is64 ? 54 : 46}, in printSectionDetails()
4097 {"Lk", Is64 ? 59 : 51}, in printSectionDetails()
4098 {"Inf", Is64 ? 62 : 54}, in printSectionDetails()
4099 {"Al", Is64 ? 66 : 57}}); in printSectionDetails()
4110 const unsigned AddrSize = Is64 ? 16 : 8; in printSectionDetails()
4128 {to_string(S.sh_link), Is64 ? 59 : 51}, in printSectionDetails()
[all …]
/llvm-project-15.0.7/llvm/lib/Object/
H A DMachOObjectFile.cpp101 bool Is64 = O.is64Bit(); in getSectionPtr() local
102 unsigned SegmentLoadSize = Is64 ? sizeof(MachO::segment_command_64) : in getSectionPtr()
104 unsigned SectionSize = Is64 ? sizeof(MachO::section_64) : in getSectionPtr()
/llvm-project-15.0.7/clang/lib/CodeGen/
H A DCGBuiltin.cpp10126 bool Is64 = Ops[0]->getType()->getPrimitiveSizeInBits() == 64; in EmitAArch64BuiltinExpr() local
10127 llvm::Type *InTy = Is64 ? Int64Ty : Int32Ty; in EmitAArch64BuiltinExpr()
10128 llvm::Type *FTy = Is64 ? DoubleTy : FloatTy; in EmitAArch64BuiltinExpr()