Home
last modified time | relevance | path

Searched refs:Force (Results 1 – 25 of 128) sorted by relevance

123456

/llvm-project-15.0.7/clang/include/clang/Tooling/Refactoring/Rename/
H A DUSRFindingAction.h45 ArrayRef<std::string> QualifiedNames, bool Force) in USRFindingAction()
47 ErrorOccurred(false), Force(Force) {} in USRFindingAction()
60 bool Force; member
/llvm-project-15.0.7/llvm/test/Other/
H A Dmodule-pass-printer.ll24 ; FOO: IR Dump After {{Force set function attributes|ForceFunctionAttrsPass}}
27 ; FOO-NOT: IR Dump After {{Force set function attributes|ForceFunctionAttrsPass}}
29 ; BOTH: IR Dump After {{Force set function attributes|ForceFunctionAttrsPass}}
32 ; BOTH-NOT: IR Dump After {{Force set function attributes|ForceFunctionAttrsPass}}
35 ; EMPTY-NOT: IR Dump After {{Force set function attributes|ForceFunctionAttrsPass}}
38 ; ALL: IR Dump After {{Force set function attributes|ForceFunctionAttrsPass}}
42 ; ALL-NOT: IR Dump After {{Force set function attributes|ForceFunctionAttrsPass}}
/llvm-project-15.0.7/clang/lib/Tooling/Refactoring/Rename/
H A DUSRFindingAction.cpp229 bool Force, bool &ErrorOccurred) in NamedDeclFindingConsumer() argument
231 SpellingNames(SpellingNames), USRList(USRList), Force(Force), in NamedDeclFindingConsumer()
267 if (Force) { in FindSymbol()
303 bool Force; member in clang::tooling::NamedDeclFindingConsumer
309 SymbolOffsets, QualifiedNames, SpellingNames, USRList, Force, in newASTConsumer()
/llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/
H A Dmulti-dword-vgpr-spill.ll23 ; Force %a to spill.
51 ; Force %a to spill.
81 ; Force %a to spill.
111 ; Force %a to spill.
143 ; Force %a to spill.
175 ; Force %a to spill.
208 ; Force %a to spill.
241 ; Force %a to spill.
H A Dspill-offset-calculation.ll21 ; Force %a to spill.
46 ; Force %a to spill
105 ; Force %a to spill with no free SGPRs
156 ; Force %a to spill with no free SGPRs
178 ; Force %a to spill.
210 ; Force %a to spill.
238 ; Force %a to spill.
263 ; Force %a to spill
293 ; Force %a to spill.
324 ; Force %a to spill.
H A Damdpal-msgpack-es.ll13 ; Force MsgPack format metadata
H A Damdpal-msgpack-ls.ll13 ; Force MsgPack format metadata
H A Damdpal-msgpack-hs.ll14 ; Force MsgPack format metadata
H A Damdpal-msgpack-gs.ll14 ; Force MsgPack format metadata
H A Damdpal-msgpack-vs.ll14 ; Force MsgPack format metadata
H A Damdpal-msgpack-cs.ll14 ; Force MsgPack format metadata
/llvm-project-15.0.7/llvm/test/CodeGen/X86/
H A Davx2-logic.ll20 ; Force the execution domain with an add.
42 ; Force the execution domain with an add.
63 ; Force the execution domain with an add.
84 ; Force the execution domain with an add.
H A Dregalloc-tight-invoke.ll25 %mem = alloca i32, i32 %a, align 32 ; Force rbx to be used as a base pointer
42 %mem = alloca i32, i32 %a, align 32 ; Force rbx to be used as a base pointer
/llvm-project-15.0.7/llvm/include/llvm/Transforms/Vectorize/
H A DLoopVectorizationLegality.h90 Hint Force; variable
155 if ((ForceKind)Force.Value == FK_Undefined && in getForce()
158 return (ForceKind)Force.Value; in getForce()
/llvm-project-15.0.7/llvm/tools/llvm-as/
H A Dllvm-as.cpp43 static cl::opt<bool> Force("f", cl::desc("Enable binary output on terminals"), variable
90 if (Force || !CheckBitcodeOutputToConsole(Out->os())) { in WriteOutputFile()
/llvm-project-15.0.7/llvm/test/DebugInfo/MIR/X86/
H A Ddvl-livedebugvars-movements.mir4 # with the correct operands and exprs. Force values to be moved around between
97 ; Force allocation into $rax and $rbx
100 ; Force a use of these two registers.
/llvm-project-15.0.7/llvm/test/MC/PowerPC/
H A Dppc64-reloc-directive-pcrel.s329 .space 60 # Force the pld to require an alignment nop.
350 .space 60 # Force the pld to require an alignment nop.
368 .space 60 # Force the pld to require an alignment nop.
388 .space 60 # Force the pld to require an alignment nop.
/llvm-project-15.0.7/llvm/test/MC/Mips/
H A Dmicromips-jump-pc-region.s6 # Force us into the second 256 MB region with a non-zero instruction index
H A Dmips-jump-pc-region.s8 # Force us into the second 256 MB region with a non-zero instruction index
/llvm-project-15.0.7/llvm/test/MC/MachO/
H A Dempty-twice.ll5 ; Force the creation of a DWARF section
/llvm-project-15.0.7/clang/tools/clang-rename/
H A DClangRename.cpp96 static cl::opt<bool> Force("force", variable
167 tooling::USRFindingAction FindingAction(SymbolOffsets, QualifiedNames, Force); in main()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DR600InstrInfo.td17 // Force dependencies for vector trunc stores
/llvm-project-15.0.7/llvm/test/MC/WebAssembly/
H A Dcompile-twice.ll5 ; Force the creation of a DWARF section
/llvm-project-15.0.7/llvm/test/CodeGen/AArch64/
H A Dfast-isel-branch-cond-mask.ll10 ; Force fast-isel to fall back to SDAG.
H A Dmlicm-stack-write-check.mir31 %0 = COPY $x0 ; Force isSSA = false.

123456