| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsInstrFPU.td | 264 let Defs = [FCC0];
863 (!cast<Instruction>("C_F_"#NAME) FCC0,
866 (!cast<Instruction>("C_UN_"#NAME) FCC0,
869 (!cast<Instruction>("C_EQ_"#NAME) FCC0,
872 (!cast<Instruction>("C_UEQ_"#NAME) FCC0,
875 (!cast<Instruction>("C_OLT_"#NAME) FCC0,
878 (!cast<Instruction>("C_ULT_"#NAME) FCC0,
881 (!cast<Instruction>("C_OLE_"#NAME) FCC0,
887 (!cast<Instruction>("C_SF_"#NAME) FCC0,
899 (!cast<Instruction>("C_LT_"#NAME) FCC0,
[all …]
|
| H A D | MipsISelLowering.cpp | 650 SDValue FCC0 = DAG.getRegister(Mips::FCC0, MVT::i32); in createCMovFP() local
653 True.getValueType(), True, FCC0, False, Cond); in createCMovFP()
2041 SDValue FCC0 = DAG.getRegister(Mips::FCC0, MVT::i32); in lowerBRCOND() local
2043 FCC0, Dest, CondRes); in lowerBRCOND()
|
| H A D | MipsFastISel.cpp | 740 emitInst(Opc).addReg(Mips::FCC0, RegState::Define).addReg(LeftReg) in emitCmp()
744 .addReg(Mips::FCC0) in emitCmp()
|
| H A D | MipsInstructionSelector.cpp | 891 .addUse(Mips::FCC0) in select()
|
| /llvm-project-15.0.7/llvm/lib/Target/Sparc/ |
| H A D | SparcInstrAliases.td | 509 def : InstAlias<"fcmps $rs1, $rs2", (V9FCMPS FCC0, FPRegs:$rs1, FPRegs:$rs2)>;
510 def : InstAlias<"fcmpd $rs1, $rs2", (V9FCMPD FCC0, DFPRegs:$rs1, DFPRegs:$rs2)>;
511 def : InstAlias<"fcmpq $rs1, $rs2", (V9FCMPQ FCC0, QFPRegs:$rs1, QFPRegs:$rs2)>,
514 def : InstAlias<"fcmpes $rs1, $rs2", (V9FCMPES FCC0, FPRegs:$rs1, FPRegs:$rs2)>;
515 def : InstAlias<"fcmped $rs1, $rs2", (V9FCMPED FCC0, DFPRegs:$rs1,
517 def : InstAlias<"fcmpeq $rs1, $rs2", (V9FCMPEQ FCC0, QFPRegs:$rs1,
|
| H A D | SparcInstrInfo.td | 539 let usesCustomInserter = 1, Uses = [FCC0] in {
948 let Uses = [FCC0] in {
1384 let Defs = [FCC0], rd = 0, isCodeGenOnly = 1 in {
1482 let Uses = [FCC0], intcc = 0, cc = 0b00 in {
1515 let Uses = [FCC0], intcc = 0, opf_cc = 0b00 in {
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/MCTargetDesc/ |
| H A D | MipsInstPrinter.cpp | 297 return isReg<Mips::FCC0>(MI, 0) && in printAlias()
301 return isReg<Mips::FCC0>(MI, 0) && in printAlias()
|
| /llvm-project-15.0.7/llvm/lib/Target/LoongArch/Disassembler/ |
| H A D | LoongArchDisassembler.cpp | 90 Inst.addOperand(MCOperand::createReg(LoongArch::FCC0 + RegNo)); in DecodeCFRRegisterClass()
|
| /llvm-project-15.0.7/llvm/lib/Target/Sparc/MCTargetDesc/ |
| H A D | SparcInstPrinter.cpp | 89 || (MI->getOperand(0).getReg() != SP::FCC0)) in printSparcAliasInstr()
|
| /llvm-project-15.0.7/llvm/lib/Target/Sparc/Disassembler/ |
| H A D | SparcDisassembler.cpp | 101 SP::FCC0, SP::FCC1, SP::FCC2, SP::FCC3 };
|
| /llvm-project-15.0.7/llvm/lib/Target/Sparc/AsmParser/ |
| H A D | SparcAsmParser.cpp | 1306 RegNo = Sparc::FCC0 + intVal; in matchRegisterName()
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/AsmParser/ |
| H A D | MipsAsmParser.cpp | 5907 (Inst.getOperand(0).getReg() != Mips::FCC0) && !hasEightFccRegisters()) in checkTargetMatchPredicate()
|
| /llvm-project-15.0.7/clang-tools-extra/clang-tidy/misc/ConfusableTable/ |
| H A D | confusables.txt | 4998 FCC0 ; 0641 062E ; MA # ( ﳀ → فخ ) ARABIC LIGATURE FEH WITH KHAH INITIAL FORM → ARABIC LETTER F…
|