Home
last modified time | relevance | path

Searched refs:ExtR (Results 1 – 3 of 3) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonConstExtenders.cpp1621 .add(MachineOperand(ExtR)) in replaceInstrExact()
1626 .add(MachineOperand(ExtR)) in replaceInstrExact()
1640 .add(MachineOperand(ExtR)) in replaceInstrExact()
1654 MIB.add(MachineOperand(ExtR)); in replaceInstrExact()
1721 Register ExtR, int32_t &Diff) { in replaceInstrExpr() argument
1753 .add(MachineOperand(ExtR)) in replaceInstrExpr()
1786 .add(MachineOperand(ExtR)); in replaceInstrExpr()
1811 .add(MachineOperand(ExtR)); in replaceInstrExpr()
1828 MIB.add(MachineOperand(ExtR)); in replaceInstrExpr()
1887 Replaced = replaceInstrExact(ED, ExtR); in replaceInstr()
[all …]
H A DHexagonVExtract.cpp174 Register ExtR = ExtI->getOperand(0).getReg(); in runOnMachineFunction() local
175 MRI.replaceRegWith(ExtR, ElemR); in runOnMachineFunction()
/llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp22524 SDValue ExtR = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, EltVT, R, Index); in visitVECTOR_SHUFFLE() local
22526 DAG.getNode(N0.getOpcode(), DL, EltVT, ExtL, ExtR, N0->getFlags()); in visitVECTOR_SHUFFLE()