| /llvm-project-15.0.7/llvm/test/MC/RISCV/ |
| H A D | rv64c-aliases-valid.s | 12 # CHECK-EXPAND: c.li a0, 0 14 # CHECK-EXPAND: c.li a0, 1 16 # CHECK-EXPAND: c.li a0, -1 22 # CHECK-EXPAND: c.lui a1, 1 27 # CHECK-EXPAND: c.lui a1, 1 33 # CHECK-EXPAND: c.lui a1, 1 39 # CHECK-EXPAND: c.lui a2, 1 43 # CHECK-EXPAND: c.lui a2, 1 60 # CHECK-EXPAND: c.li a2, 1 67 # CHECK-EXPAND: c.li t0, 1 [all …]
|
| H A D | rv32c-aliases-valid.s | 12 # CHECK-EXPAND: c.li a0, 0 14 # CHECK-EXPAND: c.li a0, 1 16 # CHECK-EXPAND: c.li a0, -1 22 # CHECK-EXPAND: c.lui a1, 1 27 # CHECK-EXPAND: c.lui a1, 1 33 # CHECK-EXPAND: c.lui a1, 1 37 # CHECK-EXPAND: c.addi a1, 1 39 # CHECK-EXPAND: c.lui a2, 1 43 # CHECK-EXPAND: c.lui a2, 1 62 # CHECK-EXPAND: c.li a2, -1 [all …]
|
| H A D | rv32i-aliases-valid.s | 35 # CHECK-EXPAND: lui a1, 1 41 # CHECK-EXPAND: lui a1, 1 47 # CHECK-EXPAND: lui a1, 1 53 # CHECK-EXPAND: lui a2, 1 57 # CHECK-EXPAND: lui a2, 1 92 # CHECK-EXPAND: lui a0, 291 95 # CHECK-EXPAND: lui a0, 291 100 # CHECK-EXPAND: lui a0, 1620 114 # CHECK-EXPAND: lb a0, 0(a1) 116 # CHECK-EXPAND: lh a0, 0(a1) [all …]
|
| H A D | rv64i-aliases-valid.s | 38 # CHECK-EXPAND: lui a1, 1 44 # CHECK-EXPAND: lui a1, 1 50 # CHECK-EXPAND: lui a1, 1 56 # CHECK-EXPAND: lui a2, 1 60 # CHECK-EXPAND: lui a2, 1 66 # CHECK-EXPAND: lui a2, 524288 103 # CHECK-EXPAND: lui t2, 9321 118 # CHECK-EXPAND: lui t4, 583 136 # CHECK-EXPAND: lui t1, 4097 146 # CHECK-EXPAND: lui s1, 4097 [all …]
|
| H A D | rvc-aliases-valid.s | 2 # RUN: | FileCheck -check-prefixes=CHECK-EXPAND %s 4 # RUN: | FileCheck -check-prefixes=CHECK-EXPAND %s 7 # RUN: | FileCheck -check-prefixes=CHECK-EXPAND %s 10 # RUN: | FileCheck -check-prefixes=CHECK-EXPAND %s 12 # CHECK-EXPAND: c.lw s0, 0(s1) 14 # CHECK-EXPAND: c.sw s0, 0(s1) 16 # CHECK-EXPAND: c.lwsp s0, 0(sp) 18 # CHECK-EXPAND: c.swsp s0, 0(sp)
|
| H A D | rvdc-aliases-valid.s | 2 # RUN: | FileCheck -check-prefixes=CHECK-EXPAND %s 4 # RUN: | FileCheck -check-prefixes=CHECK-EXPAND %s 7 # RUN: | FileCheck -check-prefixes=CHECK-EXPAND %s 10 # RUN: | FileCheck -check-prefixes=CHECK-EXPAND %s 13 # CHECK-EXPAND: c.fsd fs0, 0(s1) 15 # CHECK-EXPAND: c.fldsp fs0, 0(sp) 17 # CHECK-EXPAND: c.fsdsp fs0, 0(sp)
|
| H A D | rv32fc-aliases-valid.s | 2 # RUN: | FileCheck -check-prefixes=CHECK-EXPAND %s 5 # RUN: | FileCheck -check-prefixes=CHECK-EXPAND %s 7 # CHECK-EXPAND: c.flw fs0, 0(s1) 9 # CHECK-EXPAND: c.fsw fs0, 0(s1) 11 # CHECK-EXPAND: c.flwsp fs0, 0(sp) 13 # CHECK-EXPAND: c.fswsp fs0, 0(sp)
|
| /llvm-project-15.0.7/llvm/test/tools/llvm-readobj/ELF/ |
| H A D | relocations.test | 63 # LLVM-EXPAND-64-NEXT: } 68 # LLVM-EXPAND-64-NEXT: } 73 # LLVM-EXPAND-64-NEXT: } 78 # LLVM-EXPAND-64-NEXT: } 79 # LLVM-EXPAND-64-NEXT: } 86 # LLVM-EXPAND-64-NEXT: } 92 # LLVM-EXPAND-64-NEXT: } 98 # LLVM-EXPAND-64-NEXT: } 111 # LLVM-EXPAND-64-NEXT: } 112 # LLVM-EXPAND-64-NEXT:] [all …]
|
| /llvm-project-15.0.7/llvm/test/CodeGen/AArch64/ |
| H A D | spillfill-sve.mir | 36 ; EXPAND: STR_PXI $p0, $sp, 7 37 ; EXPAND: $p0 = LDR_PXI $sp, 7 79 ; EXPAND: STR_ZXI $z0, $sp, 0 80 ; EXPAND: $z0 = LDR_ZXI $sp, 0 114 ; EXPAND: STR_ZXI $z0, $sp, 0 115 ; EXPAND: STR_ZXI $z1, $sp, 1 151 ; EXPAND: STR_ZXI $z0, $sp, 0 152 ; EXPAND: STR_ZXI $z1, $sp, 1 153 ; EXPAND: STR_ZXI $z2, $sp, 2 190 ; EXPAND: STR_ZXI $z0, $sp, 0 [all …]
|
| /llvm-project-15.0.7/llvm/test/CodeGen/ARM/ |
| H A D | shift-i64.ll | 17 ; EXPAND-LABEL: test_shl: 18 ; EXPAND: @ %bb.0: 19 ; EXPAND-NEXT: .save {r7, lr} 20 ; EXPAND-NEXT: push {r7, lr} 22 ; EXPAND-NEXT: pop {r7, pc} 40 ; EXPAND-LABEL: test_lshr: 41 ; EXPAND: @ %bb.0: 43 ; EXPAND-NEXT: push {r7, lr} 45 ; EXPAND-NEXT: pop {r7, pc} 65 ; EXPAND-LABEL: test_ashr: [all …]
|
| H A D | copy-by-struct-i32.ll | 2 …ple=armv7-unknown-linux < %s -stop-before=finalize-isel | FileCheck --check-prefix=BEFORE-EXPAND %s 6 ; BEFORE-EXPAND: COPY_STRUCT_BYVAL_I32 {{.*}} implicit-def dead $cpsr 7 ; BEFORE-EXPAND: COPY_STRUCT_BYVAL_I32 {{.*}} implicit-def dead $cpsr
|
| /llvm-project-15.0.7/llvm/test/TableGen/ |
| H A D | get-operand-type-no-expand.td | 34 // RUN: | FileCheck %s --check-prefix=CHECK-EXPAND 35 // CHECK-EXPAND: #ifdef GET_INSTRINFO_OPERAND_TYPE 36 // CHECK-EXPAND: OpcodeOperandTypes[] = { 37 // CHECK-EXPAND: /* InstA */ 38 // CHECK-EXPAND-NEXT: i8imm, i32imm, i8imm, i32imm, i32imm, 39 // CHECK-EXPAND: #endif // GET_INSTRINFO_OPERAND_TYPE
|
| /llvm-project-15.0.7/llvm/lib/Target/AVR/ |
| H A D | AVRExpandPseudoInsts.cpp | 2442 EXPAND(AVR::COMWRd); in expandMI() 2443 EXPAND(AVR::NEGWRd); in expandMI() 2471 EXPAND(AVR::INWRdA); in expandMI() 2474 EXPAND(AVR::POPWRd); in expandMI() 2475 EXPAND(AVR::ROLBRd); in expandMI() 2476 EXPAND(AVR::RORBRd); in expandMI() 2477 EXPAND(AVR::LSLWRd); in expandMI() 2478 EXPAND(AVR::LSRWRd); in expandMI() 2491 EXPAND(AVR::SEXT); in expandMI() 2492 EXPAND(AVR::ZEXT); in expandMI() [all …]
|
| /llvm-project-15.0.7/mlir/test/Dialect/Linalg/ |
| H A D | fuse-with-reshape-by-collapsing.mlir | 50 // CONTROL: %[[EXPAND:.+]] = tensor.expand_shape %[[ARG0]] 52 // CONTROL-SAME: ins(%[[EXPAND]], 210 // CHECK: %[[EXPAND:.+]] = tensor.expand_shape %[[ARG0]] 211 // CHECK-DAG: %[[D0:.+]] = tensor.dim %[[EXPAND]], %[[C2]] 212 // CHECK-DAG: %[[D1:.+]] = tensor.dim %[[EXPAND]], %[[C5]] 372 // CONTROL: %[[EXPAND:.+]] = tensor.expand_shape %[[ARG0]] 376 // CONTROL-SAME: ins(%[[EXPAND]], %[[ARG1]] : 398 // CHECK: %[[EXPAND:.+]] = tensor.expand_shape %[[ARG0]] 400 // CHECK-SAME: ins(%[[EXPAND]] :
|
| H A D | bubble-up-extract-slice-op.mlir | 176 // CHECK: %[[EXPAND:.+]] = tensor.expand_shape %[[SLICE]] 177 // CHECK: return %[[EXPAND]]
|
| /llvm-project-15.0.7/mlir/test/Dialect/Math/ |
| H A D | polynomial-approximation.mlir | 451 // AVX2: %[[EXPAND:.*]] = vector.shape_cast %[[ARG]] : vector<16xf32> to vector<2x8xf32> 452 // AVX2: %[[VEC0:.*]] = vector.extract %[[EXPAND]][0] 454 // AVX2: %[[VEC1:.*]] = vector.extract %[[EXPAND]][1] 494 // AVX2: %[[EXPAND:.*]] = vector.shape_cast %[[ARG]] : vector<2x16xf32> to vector<2x2x8xf3… 495 // AVX2: %[[VEC00:.*]] = vector.extract %[[EXPAND]][0, 0] 497 // AVX2: %[[VEC01:.*]] = vector.extract %[[EXPAND]][0, 1] 499 // AVX2: %[[VEC10:.*]] = vector.extract %[[EXPAND]][1, 0] 501 // AVX2: %[[VEC11:.*]] = vector.extract %[[EXPAND]][1, 1]
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.h | 589 EXPAND, enumerator
|
| H A D | X86InstrFragmentsSIMD.td | 629 def X86expand : SDNode<"X86ISD::EXPAND", SDTypeProfile<1, 3,
|
| H A D | X86IntrinsicsInfo.h | 581 X86ISD::EXPAND, 0),
|
| H A D | X86InstrAVX512.td | 10620 // AVX-512 - COMPRESS and EXPAND
|
| H A D | X86ISelLowering.cpp | 12130 return DAG.getNode(X86ISD::EXPAND, DL, VT, ExpandedVector, ZeroVector, VMask); in lowerShuffleToEXPAND() 33718 NODE_NAME_CASE(EXPAND) in getTargetNodeName()
|
| /llvm-project-15.0.7/llvm/test/Transforms/LoopVectorize/ |
| H A D | vplan-printing.ll | 490 ; CHECK-NEXT: EMIT vp<[[EXP_SCEV:%.+]]> = EXPAND SCEV (1 + (%y /u 492802768830814060))<nuw><nsw>
|