Searched refs:Dst1 (Results 1 – 5 of 5) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsDelaySlotFiller.cpp | 877 [&](const MachineBasicBlock *Dst0, const MachineBasicBlock *Dst1) { in selectSuccBB() argument
879 Prob.getEdgeProbability(&B, Dst1); in selectSuccBB()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | SIFoldOperands.cpp | 247 MachineOperand &Dst1 = MI->getOperand(1); in updateOperand() local
248 assert(Dst0.isDef() && Dst1.isDef()); in updateOperand()
250 bool HaveNonDbgCarryUse = !MRI.use_nodbg_empty(Dst1.getReg()); in updateOperand()
258 BuildMI(*MBB, MI, MI->getDebugLoc(), TII.get(AMDGPU::COPY), Dst1.getReg()) in updateOperand()
|
| H A D | AMDGPURegisterBankInfo.cpp | 1567 Register Dst1 = MI.getOperand(1).getReg(); in applyMappingMAD_64_32() local
1700 B.buildCopy(Dst1, Carry); in applyMappingMAD_64_32()
1702 B.buildTrunc(Dst1, Carry); in applyMappingMAD_64_32()
|
| H A D | AMDGPUInstructionSelector.cpp | 917 Register Dst1 = MI.getOperand(1).getReg(); in selectDivScale() local
940 .addDef(Dst1) in selectDivScale()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 6882 Register Dst1 = MI.getOperand(1).getReg(); in lowerSADDO_SSUBO() local
6888 LLT BoolTy = MRI.getType(Dst1); in lowerSADDO_SSUBO()
6910 MIRBuilder.buildXor(Dst1, ConditionRHS, ResultLowerThanLHS); in lowerSADDO_SSUBO()
|