| /llvm-project-15.0.7/llvm/lib/Target/Lanai/ |
| H A D | LanaiInstrInfo.h | 99 Register &SrcReg2, int64_t &CmpMask, 106 Register SrcReg2, int64_t CmpMask, int64_t CmpValue,
|
| H A D | LanaiInstrInfo.cpp | 178 Register &SrcReg2, int64_t &CmpMask, in analyzeCompare() argument 187 CmpMask = ~0; in analyzeCompare() 193 CmpMask = ~0; in analyzeCompare()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.h | 244 Register &SrcReg2, int64_t &CmpMask, 249 Register SrcReg2, int64_t CmpMask, int64_t CmpValue,
|
| H A D | AArch64InstrInfo.cpp | 1108 Register &SrcReg2, int64_t &CmpMask, in analyzeCompare() argument 1123 CmpMask = ~0; in analyzeCompare() 1141 CmpMask = ~0; in analyzeCompare() 1150 CmpMask = ~0; in analyzeCompare() 1159 CmpMask = ~0; in analyzeCompare() 1423 MachineInstr &CmpInstr, Register SrcReg, Register SrcReg2, int64_t CmpMask, in optimizeCompareInstr() argument
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86InstrInfo.h | 519 Register &SrcReg2, int64_t &CmpMask, 526 Register SrcReg2, int64_t CmpMask, int64_t CmpValue,
|
| H A D | X86InstrInfo.cpp | 3931 Register &SrcReg2, int64_t &CmpMask, in analyzeCompare() argument 3945 CmpMask = ~0; in analyzeCompare() 3948 CmpMask = CmpValue = 0; in analyzeCompare() 3958 CmpMask = 0; in analyzeCompare() 3967 CmpMask = 0; in analyzeCompare() 3980 CmpMask = ~0; in analyzeCompare() 3983 CmpMask = CmpValue = 0; in analyzeCompare() 3992 CmpMask = 0; in analyzeCompare() 4004 CmpMask = ~0; in analyzeCompare() 4257 Register SrcReg2, int64_t CmpMask, in optimizeCompareInstr() argument [all …]
|
| H A D | X86ISelLowering.cpp | 26918 SDValue CmpMask = getScalarMaskingNode(Cmp, Mask, SDValue(), in LowerINTRINSIC_WO_CHAIN() local 26924 CmpMask, DAG.getIntPtrConstant(0, dl)); in LowerINTRINSIC_WO_CHAIN() 45596 APInt CmpMask = APInt::getLowBitsSet(32, IsAnyOf ? 0 : BCNumElts); in combineSetCCMOVMSK() local 45599 DAG.getConstant(CmpMask, DL, MVT::i32)); in combineSetCCMOVMSK() 45613 APInt CmpMask = APInt::getLowBitsSet(32, IsAnyOf ? 0 : NumElts / 2); in combineSetCCMOVMSK() local 45620 DAG.getConstant(CmpMask, DL, MVT::i32)); in combineSetCCMOVMSK() 45696 unsigned CmpMask = IsAnyOf ? 0 : 0xFFFFFFFF; in combineSetCCMOVMSK() local 45704 DAG.getConstant(CmpMask, DL, MVT::i32)); in combineSetCCMOVMSK()
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonHardwareLoops.cpp | 471 int64_t CmpImm = 0, CmpMask = 0; in findInductionRegister() local 473 TII->analyzeCompare(*PredI, CmpReg1, CmpReg2, CmpMask, CmpImm); in findInductionRegister() 1452 int64_t CmpMask = 0, CmpValue = 0; in loopCountMayWrapOrUnderFlow() local 1454 if (!TII->analyzeCompare(*MI, CmpReg1, CmpReg2, CmpMask, CmpValue)) in loopCountMayWrapOrUnderFlow()
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMBaseInstrInfo.h | 291 Register &SrcReg2, int64_t &CmpMask, 299 Register SrcReg2, int64_t CmpMask, int64_t CmpValue,
|
| H A D | ARMBaseInstrInfo.cpp | 2798 Register &SrcReg2, int64_t &CmpMask, in analyzeCompare() argument 2807 CmpMask = ~0; in analyzeCompare() 2815 CmpMask = ~0; in analyzeCompare() 2822 CmpMask = MI.getOperand(1).getImm(); in analyzeCompare() 2835 int CmpMask, bool CommonUse) { in isSuitableForMask() argument 2839 if (CmpMask != MI->getOperand(2).getImm()) in isSuitableForMask() 3013 if (CmpMask != ~0) { in optimizeCompareInstr() 3014 if (!isSuitableForMask(MI, SrcReg, CmpMask, false) || isPredicated(*MI)) { in optimizeCompareInstr() 3022 if (!isSuitableForMask(PotentialAND, SrcReg, CmpMask, true) || in optimizeCompareInstr() 3293 int64_t CmpMask, CmpValue; in shouldSink() local [all …]
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | PeepholeOptimizer.cpp | 629 int64_t CmpMask, CmpValue; in optimizeCmpInstr() local 630 if (!TII->analyzeCompare(MI, SrcReg, SrcReg2, CmpMask, CmpValue) || in optimizeCmpInstr() 636 if (TII->optimizeCompareInstr(MI, SrcReg, SrcReg2, CmpMask, CmpValue, MRI)) { in optimizeCmpInstr()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.h | 324 Register &SrcReg2, int64_t &CmpMask, 328 Register SrcReg2, int64_t CmpMask, int64_t CmpValue,
|
| H A D | SIInstrInfo.cpp | 8256 Register &SrcReg2, int64_t &CmpMask, in analyzeCompare() argument 8290 CmpMask = ~0; in analyzeCompare() 8307 CmpMask = ~0; in analyzeCompare() 8315 Register SrcReg2, int64_t CmpMask, in optimizeCompareInstr() argument
|