Searched refs:BaseOp1 (Results 1 – 5 of 5) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonSubtarget.cpp | 425 MachineOperand *BaseOp1 = HII.getBaseAndOffset(L1, Offset1, Size1); in apply() local
426 if (BaseOp1 == nullptr || !BaseOp1->isReg() || Size1 >= 32 || in apply()
427 BaseOp0->getReg() != BaseOp1->getReg()) in apply()
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.cpp | 2821 const MachineOperand &BaseOp1 = *BaseOps1.front(); in shouldClusterMemOps() local
2823 assert((BaseOp1.isReg() || BaseOp1.isFI()) && in shouldClusterMemOps()
2833 if ((BaseOp1.isReg() != BaseOp2.isReg()) || in shouldClusterMemOps()
2834 (BaseOp1.isReg() && BaseOp1.getReg() != BaseOp2.getReg()) || in shouldClusterMemOps()
2835 (BaseOp1.isFI() && BaseOp1.getIndex() != BaseOp2.getIndex())) in shouldClusterMemOps()
2840 const MachineInstr &FirstLdSt = *BaseOp1.getParent(); in shouldClusterMemOps()
2863 assert(Base1 == &BaseOp1 && Base2 == &BaseOp2 && in shouldClusterMemOps()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.cpp | 3303 const MachineOperand &BaseOp1 = *BaseOps1.front(); in shouldClusterMemOps() local
3305 const MachineInstr &FirstLdSt = *BaseOp1.getParent(); in shouldClusterMemOps()
3307 if (BaseOp1.getType() != BaseOp2.getType()) in shouldClusterMemOps()
3310 assert((BaseOp1.isReg() || BaseOp1.isFI()) && in shouldClusterMemOps()
3314 if (BaseOp1.isReg() && BaseOp1.getReg() != BaseOp2.getReg()) in shouldClusterMemOps()
3351 if (BaseOp1.isFI()) { in shouldClusterMemOps()
3352 assert((!BaseOp1.isIdenticalTo(BaseOp2) || Offset1 <= Offset2) && in shouldClusterMemOps()
3357 return shouldClusterFI(MFI, BaseOp1.getIndex(), Offset1, FirstOpc, in shouldClusterMemOps()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | MachinePipeliner.cpp | 774 const MachineOperand *BaseOp1, *BaseOp2; in addLoopCarriedDependences() local
777 if (TII->getMemOperandWithOffset(LdMI, BaseOp1, Offset1, in addLoopCarriedDependences()
781 if (BaseOp1->isIdenticalTo(*BaseOp2) && in addLoopCarriedDependences()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Vectorize/ |
| H A D | SLPVectorizer.cpp | 480 static bool areCompatibleCmpOps(Value *BaseOp0, Value *BaseOp1, Value *Op0, in areCompatibleCmpOps() argument
483 (isConstant(BaseOp1) && isConstant(Op1)) || in areCompatibleCmpOps()
485 !isa<Instruction>(BaseOp1) && !isa<Instruction>(Op1)) || in areCompatibleCmpOps()
487 getSameOpcode({BaseOp1, Op1}).getOpcode(); in areCompatibleCmpOps()
544 Value *BaseOp1 = BaseInst->getOperand(1); in getSameOpcode() local
555 areCompatibleCmpOps(BaseOp0, BaseOp1, Op0, Op1)) in getSameOpcode()
558 areCompatibleCmpOps(BaseOp0, BaseOp1, Op1, Op0)) in getSameOpcode()
5484 Value *BaseOp1 = VL0->getOperand(1); in buildTree_rec() local
5495 !areCompatibleCmpOps(BaseOp0, BaseOp1, LHS, RHS)) || in buildTree_rec()
5497 areCompatibleCmpOps(BaseOp0, BaseOp1, LHS, RHS)))) in buildTree_rec()
|