Searched refs:B_ (Results 1 – 9 of 9) sorted by relevance
| /llvm-project-15.0.7/clang/test/Profile/ |
| H A D | def-dtors.cpp | 7 Base(int B_) : B(B_) {} in Base()
|
| /llvm-project-15.0.7/compiler-rt/test/profile/Linux/ |
| H A D | coverage_dtor.cpp | 9 Base(int B_) : B(B_) {} in Base()
|
| /llvm-project-15.0.7/mlir/test/Integration/Dialect/Linalg/CPU/ |
| H A D | rank-reducing-subview.mlir | 25 %B_ = memref.cast %B : memref<?xf32, offset: ?, strides: [1]> to memref<*xf32> 26 call @printMemrefF32(%B_) : (memref<*xf32>) -> ()
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonVectorCombine.cpp | 1305 [&](auto &B_) { \ in calculatePointerDifference() 1306 Value *V = B_.F; \ in calculatePointerDifference() 1308 B_.ToErase.push_back(I); \ in calculatePointerDifference()
|
| /llvm-project-15.0.7/llvm/unittests/Analysis/ |
| H A D | MemorySSATest.cpp | 836 Value *B_ = B.CreateAlloca(Int8, ConstantInt::get(Int8, 1), "B"); in TEST_F() local 840 StoreInst *StoreB = B.CreateStore(ConstantInt::get(Int8, 0), B_); in TEST_F() 841 LoadInst *LoadB = B.CreateLoad(Int8, B_); in TEST_F()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64SchedNeoverseN2.td | 2064 "^LD1S?B_[HSD]_IMM_REAL$", 2069 "^LD1S?B_[HSD]$", 2076 "^LD1RS?B_[HSD]_IMM$", 2100 "^LDFF1S?B_[HSD]_REAL$", 2106 "^LDNF1S?B_[HSD]_IMM_REAL$",
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMScheduleR52.td | 494 (instregex "STR(B_|_|BT_|T_)(PRE_IMM|PRE_REG|POST_REG|POST_IMM)",
|
| H A D | ARMScheduleSwift.td | 495 (instregex "STR(B_|_|BT_|T_)(PRE_IMM|PRE_REG|POST_REG|POST_IMM)",
|
| /llvm-project-15.0.7/polly/lib/External/isl/doc/ |
| H A D | implementation.tex | 1044 \{\, \vec \delta' \mid B_{3,j} \vec s + c_{3,j} > 0 \,\} 1054 \{\, \vec \delta' \mid B_{4,j} \vec s + c_{4,j} > 0 \,\}
|