Home
last modified time | relevance | path

Searched refs:ArgOffset (Results 1 – 20 of 20) sorted by relevance

/llvm-project-15.0.7/llvm/lib/DebugInfo/PDB/DIA/
H A DDIASession.cpp162 DWORD ArgSection, ArgOffset = 0; in addressForVA() local
163 if (S_OK == Session->addressForVA(VA, &ArgSection, &ArgOffset)) { in addressForVA()
165 Offset = static_cast<uint32_t>(ArgOffset); in addressForVA()
173 DWORD ArgSection, ArgOffset = 0; in addressForRVA() local
174 if (S_OK == Session->addressForRVA(RVA, &ArgSection, &ArgOffset)) { in addressForRVA()
176 Offset = static_cast<uint32_t>(ArgOffset); in addressForRVA()
/llvm-project-15.0.7/llvm/lib/Transforms/Instrumentation/
H A DMemorySanitizer.cpp1539 int ArgOffset) { in getShadowPtrForArgument()
1541 if (ArgOffset) in getShadowPtrForArgument()
1553 if (ArgOffset) in getOriginPtrForArgument()
1664 unsigned ArgOffset = 0; in getShadow() local
3673 unsigned ArgOffset = 0; in visitCallBase() local
3708 if (ArgOffset + Size > kParamTLSSize) in visitCallBase()
3741 if (ArgOffset + Size > kParamTLSSize) in visitCallBase()
4330 if (ArgOffset + ArgSize > kParamTLSSize) in getShadowPtrForVAArgument()
4495 if (ArgOffset + ArgSize > kParamTLSSize) in getShadowPtrForVAArgument()
4664 if (ArgOffset + ArgSize > kParamTLSSize) in getShadowPtrForVAArgument()
[all …]
H A DDataFlowSanitizer.cpp591 Value *getArgTLS(Type *T, unsigned ArgOffset, IRBuilder<> &IRB);
1598 if (ArgOffset) in getArgTLS()
1599 Base = IRB.CreateAdd(Base, ConstantInt::get(DFS.IntptrTy, ArgOffset)); in getArgTLS()
1650 unsigned ArgOffset = 0; in getShadowForTLSArgument() local
1661 ArgOffset += alignTo(Size, ShadowTLSAlignment); in getShadowForTLSArgument()
1662 if (ArgOffset > ArgTLSSize) in getShadowForTLSArgument()
1667 if (ArgOffset + Size > ArgTLSSize) in getShadowForTLSArgument()
1672 Value *ArgShadowPtr = getArgTLS(FArg.getType(), ArgOffset, IRB); in getShadowForTLSArgument()
3011 unsigned ArgOffset = 0; in visitCallBase() local
3026 if (ArgOffset + Size > ArgTLSSize) in visitCallBase()
[all …]
/llvm-project-15.0.7/llvm/tools/llvm-reduce/deltas/
H A DReduceOperandsToArgs.cpp119 size_t ArgOffset = NewArgTypes.size(); in substituteOperandWithArgument() local
147 for (auto Z : zip_first(UniqueValues, drop_begin(NewF->args(), ArgOffset))) { in substituteOperandWithArgument()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUCallLowering.cpp524 uint64_t ArgOffset = alignTo(ExplicitArgOffset, ABIAlign) + BaseOffset; in lowerFormalArgumentsKernel() local
532 Align Alignment = commonAlignment(KernArgBaseAlign, ArgOffset); in lowerFormalArgumentsKernel()
540 lowerParameterPtr(VRegs[i][0], B, ArgOffset); in lowerFormalArgumentsKernel()
544 lowerParameterPtr(PtrReg, B, ArgOffset); in lowerFormalArgumentsKernel()
552 lowerParameter(B, OrigArg, ArgOffset, Alignment); in lowerFormalArgumentsKernel()
H A DAMDGPULegalizerInfo.cpp4754 unsigned ArgOffset, in packImage16bitOpsToDwords() argument
4762 MachineOperand &SrcOp = MI.getOperand(ArgOffset + I); in packImage16bitOpsToDwords()
4796 !MI.getOperand(ArgOffset + I + 1).isReg()) { in packImage16bitOpsToDwords()
4866 const unsigned ArgOffset = NumDefs + 1; in legalizeImageIntrinsic() local
4886 MRI->getType(MI.getOperand(ArgOffset + Intr->GradientStart).getReg()); in legalizeImageIntrinsic()
4888 MRI->getType(MI.getOperand(ArgOffset + Intr->CoordStart).getReg()); in legalizeImageIntrinsic()
4895 DMask = MI.getOperand(ArgOffset + Intr->DMaskIndex).getImm(); in legalizeImageIntrinsic()
4925 MI.getOperand(ArgOffset + Intr->DMaskIndex).setImm(DMask); in legalizeImageIntrinsic()
4964 packImage16bitOpsToDwords(B, MI, PackedRegs, ArgOffset, Intr, IsA16, in legalizeImageIntrinsic()
4980 MachineOperand &SrcOp = MI.getOperand(ArgOffset + I); in legalizeImageIntrinsic()
[all …]
H A DAMDGPUInstructionSelector.cpp1560 const unsigned ArgOffset = MI.getNumExplicitDefs() + 1; in selectImageIntrinsic() local
1572 Unorm = MI.getOperand(ArgOffset + Intr->UnormIndex).getImm() != 0; in selectImageIntrinsic()
1577 if (!parseTexFail(MI.getOperand(ArgOffset + Intr->TexFailCtrlIndex).getImm(), in selectImageIntrinsic()
1581 const int Flags = MI.getOperand(ArgOffset + Intr->NumArgs).getImm(); in selectImageIntrinsic()
1612 DMask = MI.getOperand(ArgOffset + Intr->DMaskIndex).getImm(); in selectImageIntrinsic()
1640 unsigned CPol = MI.getOperand(ArgOffset + Intr->CachePolicyIndex).getImm(); in selectImageIntrinsic()
1650 MachineOperand &AddrOp = MI.getOperand(ArgOffset + I); in selectImageIntrinsic()
1732 MachineOperand &SrcOp = MI.getOperand(ArgOffset + Intr->VAddrStart + I); in selectImageIntrinsic()
1739 MIB.addReg(MI.getOperand(ArgOffset + Intr->RsrcIndex).getReg()); in selectImageIntrinsic()
1741 MIB.addReg(MI.getOperand(ArgOffset + Intr->SampIndex).getReg()); in selectImageIntrinsic()
H A DSIISelLowering.cpp1766 unsigned ArgOffset = VA.getLocMemOffset(); in lowerStackParameter() local
1769 int FI = MFI.CreateFixedObject(ArgSize, ArgOffset, true); in lowerStackParameter()
6345 const unsigned ArgOffset = WithChain ? 2 : 1; in lowerImage() local
6416 unsigned VAddrEnd = ArgOffset + Intr->VAddrEnd; in lowerImage()
6439 {Op.getOperand(ArgOffset + I), DAG.getUNDEF(MVT::f16)}); in lowerImage()
6444 VAddrs.push_back(Op.getOperand(ArgOffset + I)); in lowerImage()
6482 ArgOffset + Intr->GradientStart, in lowerImage()
6485 for (unsigned I = ArgOffset + Intr->GradientStart; in lowerImage()
6486 I < ArgOffset + Intr->CoordStart; I++) in lowerImage()
6593 Ops.push_back(Op.getOperand(ArgOffset + Intr->RsrcIndex)); in lowerImage()
[all …]
H A DAMDGPUISelLowering.cpp947 uint64_t ArgOffset = alignTo(ExplicitArgOffset, Alignment) + ExplicitOffset; in analyzeFormalArgumentsCompute() local
959 ComputeValueVTs(*this, DL, BaseArgTy, ValueVTs, &Offsets, ArgOffset); in analyzeFormalArgumentsCompute()
4251 uint64_t ArgOffset = alignTo(MFI->getExplicitKernArgSize(), Alignment) + in getImplicitParameterOffset() local
4255 return ArgOffset; in getImplicitParameterOffset()
4257 return ArgOffset + AMDGPU::ImplicitArg::PRIVATE_BASE_OFFSET; in getImplicitParameterOffset()
4259 return ArgOffset + AMDGPU::ImplicitArg::SHARED_BASE_OFFSET; in getImplicitParameterOffset()
4261 return ArgOffset + AMDGPU::ImplicitArg::QUEUE_PTR_OFFSET; in getImplicitParameterOffset()
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp3945 ArgOffset = alignTo(ArgOffset, Alignment); in CalculateStackSlotUsed()
3954 ArgOffset = ((ArgOffset + PtrByteSize - 1)/PtrByteSize) * PtrByteSize; in CalculateStackSlotUsed()
4355 ArgOffset = alignTo(ArgOffset, Alignment); in LowerFormalArguments_64SVR4()
4498 ArgOffset += 8; in LowerFormalArguments_64SVR4()
4554 ArgOffset = ((ArgOffset + PtrByteSize - 1)/PtrByteSize) * PtrByteSize; in LowerFormalArguments_64SVR4()
4578 ArgOffset += 16; in LowerFormalArguments_64SVR4()
4617 int Depth = ArgOffset; in LowerFormalArguments_64SVR4()
6176 ArgOffset = alignTo(ArgOffset, Alignment); in LowerCall_64SVR4()
6429 ArgOffset = ((ArgOffset + PtrByteSize - 1)/PtrByteSize) * PtrByteSize; in LowerCall_64SVR4()
6463 ArgOffset += 16; in LowerCall_64SVR4()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp586 unsigned ArgOffset = CCInfo.getNextStackOffset(); in LowerFormalArguments_32() local
588 ArgOffset += StackOffset; in LowerFormalArguments_32()
590 assert(!ArgOffset); in LowerFormalArguments_32()
591 ArgOffset = 68+4*NumAllocated; in LowerFormalArguments_32()
595 FuncInfo->setVarArgsFrameOffset(ArgOffset); in LowerFormalArguments_32()
604 int FrameIdx = MF.getFrameInfo().CreateFixedObject(4, ArgOffset, in LowerFormalArguments_32()
610 ArgOffset += 4; in LowerFormalArguments_32()
705 unsigned ArgOffset = CCInfo.getNextStackOffset(); in LowerFormalArguments_64() local
708 FuncInfo->setVarArgsFrameOffset(ArgOffset + ArgArea + in LowerFormalArguments_64()
715 for (; ArgOffset < 6*8; ArgOffset += 8) { in LowerFormalArguments_64()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMISelLowering.h907 unsigned InRegsParamRecordIdx, int ArgOffset,
912 unsigned ArgOffset, unsigned TotalArgRegsSaveSize,
H A DARMISelLowering.cpp4325 int ArgOffset, unsigned ArgSize) const { in StoreByValRegs() argument
4350 ArgOffset = -4 * (ARM::R4 - RBegin); in StoreByValRegs()
4353 int FrameIndex = MFI.CreateFixedObject(ArgSize, ArgOffset, false); in StoreByValRegs()
4377 unsigned ArgOffset, in VarArgStyleRegisters() argument
/llvm-project-15.0.7/clang-tools-extra/clangd/
H A DSelection.cpp457 if (auto ArgOffset = offsetInSelFile(ArgStart)) { in testChunk() local
461 return testTokenRange(*ArgOffset, *offsetInSelFile(ArgEnd)); in testChunk()
/llvm-project-15.0.7/openmp/libomptarget/src/
H A Domptarget.cpp1199 int addArg(void *HstPtr, int64_t ArgSize, int64_t ArgOffset, in addArg() argument
1215 void *TgtPtrBase = (void *)((intptr_t)TgtPtr + ArgOffset); in addArg()
/llvm-project-15.0.7/llvm/lib/Target/SystemZ/
H A DSystemZFrameLowering.cpp460 int64_t ArgOffset = MFFrame.getObjectOffset(I) + in processFunctionBeforeFrameFinalized() local
462 MaxArgOffset = std::max(MaxArgOffset, ArgOffset); in processFunctionBeforeFrameFinalized()
/llvm-project-15.0.7/llvm/lib/Target/VE/
H A DVEISelLowering.cpp536 unsigned ArgOffset = ArgLocs.size() * 8; in LowerFormalArguments() local
539 FuncInfo->setVarArgsFrameOffset(ArgOffset + ArgsBaseOffset); in LowerFormalArguments()
/llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp19392 int ArgOffset; in combineInsertEltToShuffle() local
19394 std::tie(ArgOffset, ArgVal) = ArgWorkList.pop_back_val(); in combineInsertEltToShuffle()
19397 ElementOffset = ArgOffset; in combineInsertEltToShuffle()
19404 ArgOffset + ArgVal.getValueType().getVectorNumElements(); in combineInsertEltToShuffle()
19413 assert(CurrentArgOffset == ArgOffset); in combineInsertEltToShuffle()
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp5892 unsigned ArgOffset = VA.getLocMemOffset(); in LowerFormalArguments() local
5902 int FI = MFI.CreateFixedObject(ArgSize, ArgOffset + BEAlign, true); in LowerFormalArguments()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp36589 size_t ArgOffset = MFI->getPreallocatedArgOffsets(PreallocatedId)[ArgIdx]; in EmitInstrWithCustomInserter() local
36591 << ", arg offset " << ArgOffset << "\n"); in EmitInstrWithCustomInserter()
36595 X86::ESP, false, ArgOffset); in EmitInstrWithCustomInserter()