| /llvm-project-15.0.7/llvm/test/CodeGen/ARM/GlobalISel/ |
| H A D | thumb-isel-globals-ropi-rwpi.ll | 14 ; RW-DEFAULT-NEXT: ldr r0, [r[[ADDR]]] 22 ; RWPI-NEXT: add r[[ADDR:[0-9]+]], r9 23 ; RWPI-NEXT: ldr r0, [r[[ADDR]]] 38 ; RW-DEFAULT-NEXT: ldr r0, [r[[ADDR]]] 46 ; RWPI-NEXT: add r[[ADDR:[0-9]+]], r9 47 ; RWPI-NEXT: ldr r0, [r[[ADDR]]] 64 ; ROPI-NEXT: add r[[ADDR:[0-9]+]], pc 65 ; ROPI-NEXT: ldr r0, [r[[ADDR]]] 73 ; RO-DEFAULT-NEXT: ldr r0, [r[[ADDR]]] 90 ; ROPI-NEXT: add r[[ADDR:[0-9]+]], pc [all …]
|
| H A D | thumb-isel-globals-pic.ll | 9 ; ELF: ldr r[[ADDR:[0-9]+]], [[LABEL:.L[[:alnum:]_]+]] 15 ; CHECK-NEXT: add r[[ADDR:[0-9]+]], pc 16 ; CHECK-NEXT: ldr r0, [r[[ADDR]]] 38 ; CHECK-NEXT: add r[[ADDR:[0-9]+]], pc 39 ; CHECK-NEXT: ldr r[[ADDR:[0-9]+]], [r[[ADDR]]] 40 ; CHECK-NEXT: ldr r0, [r[[ADDR]]] 62 ; CHECK-NEXT: add r[[ADDR:[0-9]+]], pc 63 ; CHECK-NEXT: ldr r0, [r[[ADDR]]] 85 ; CHECK-NEXT: add r[[ADDR:[0-9]+]], pc 86 ; CHECK-NEXT: ldr r[[ADDR:[0-9]+]], [r[[ADDR]]] [all …]
|
| H A D | thumb-isel-globals-static.ll | 9 ; ELF-MOVT: movw r[[ADDR:[0-9]+]], :lower16:internal_global 10 ; ELF-MOVT-NEXT: movt r[[ADDR]], :upper16:internal_global 11 ; ELF-NOMOVT: ldr r[[ADDR:[0-9]+]], [[LABEL:.L[[:alnum:]_]+]] 12 ; DARWIN-MOVT: movw r[[ADDR:[0-9]+]], :lower16:_internal_global 13 ; DARWIN-MOVT-NEXT: movt r[[ADDR]], :upper16:_internal_global 14 ; DARWIN-NOMOVT: ldr r[[ADDR:[0-9]+]], [[LABEL:L[[:alnum:]_]+]] 15 ; CHECK-NEXT: ldr r0, [r[[ADDR]]] 30 ; ELF-MOVT: movw r[[ADDR:[0-9]+]], :lower16:external_global 31 ; ELF-MOVT-NEXT: movt r[[ADDR]], :upper16:external_global 34 ; DARWIN-MOVT: movt r[[ADDR]], :upper16:_external_global [all …]
|
| H A D | arm-isel-globals-static.ll | 9 ; ELF-MOVT: movw r[[ADDR:[0-9]+]], :lower16:internal_global 10 ; ELF-MOVT-NEXT: movt r[[ADDR]], :upper16:internal_global 11 ; ELF-NOMOVT: ldr r[[ADDR:[0-9]+]], [[LABEL:.L[[:alnum:]_]+]] 12 ; DARWIN-MOVT: movw r[[ADDR:[0-9]+]], :lower16:_internal_global 13 ; DARWIN-MOVT-NEXT: movt r[[ADDR]], :upper16:_internal_global 14 ; DARWIN-NOMOVT: ldr r[[ADDR:[0-9]+]], [[LABEL:L[[:alnum:]_]+]] 15 ; CHECK-NEXT: ldr r0, [r[[ADDR]]] 30 ; ELF-MOVT: movw r[[ADDR:[0-9]+]], :lower16:external_global 31 ; ELF-MOVT-NEXT: movt r[[ADDR]], :upper16:external_global 34 ; DARWIN-MOVT: movt r[[ADDR]], :upper16:_external_global [all …]
|
| H A D | arm-isel-globals-ropi-rwpi.ll | 14 ; RW-DEFAULT-NEXT: ldr r0, [r[[ADDR]]] 22 ; RWPI-NEXT: add r[[ADDR:[0-9]+]], r9, [[OFFSET]] 23 ; RWPI-NEXT: ldr r0, [r[[ADDR]]] 38 ; RW-DEFAULT-NEXT: ldr r0, [r[[ADDR]]] 46 ; RWPI-NEXT: add r[[ADDR:[0-9]+]], r9, [[OFFSET]] 47 ; RWPI-NEXT: ldr r0, [r[[ADDR]]] 64 ; ROPI-NEXT: add r[[ADDR:[0-9]+]], pc, [[OFFSET]] 65 ; ROPI-NEXT: ldr r0, [r[[ADDR]]] 73 ; RO-DEFAULT-NEXT: ldr r0, [r[[ADDR]]] 91 ; ROPI-NEXT: ldr r0, [r[[ADDR]]] [all …]
|
| /llvm-project-15.0.7/llvm/test/CodeGen/ARM/ |
| H A D | atomic-ops-v8.ll | 17 ; CHECK: movt r[[ADDR]], :upper16:var8 40 ; CHECK: movt r[[ADDR]], :upper16:var16 63 ; CHECK: movt r[[ADDR]], :upper16:var32 1179 ; CHECK: ldrb r0, [r[[ADDR]]] 1213 ; CHECK: ldab r0, [r[[ADDR]]] 1230 ; CHECK: ldab r0, [r[[ADDR]]] 1247 ; CHECK: ldrh r0, [r[[ADDR]]] 1292 ; CHECK: strb r0, [r[[ADDR]]] 1323 ; CHECK: stlb r0, [r[[ADDR]]] 1340 ; CHECK: stlb r0, [r[[ADDR]]] [all …]
|
| H A D | cmpxchg-O0.ll | 10 ; CHECK-DAG: mov [[ADDR:r[0-9]+]], r0 15 ; CHECK: ldrexb [[OLD:[lr0-9]+]], [[[ADDR]]] 18 ; CHECK: strexb [[STATUS:r[0-9]+]], [[NEW]], [[[ADDR]]] 34 ; CHECK-DAG: mov [[ADDR:r[0-9]+]], r0 39 ; CHECK: ldrexh [[OLD:[lr0-9]+]], [[[ADDR]]] 42 ; CHECK: strexh [[STATUS:r[0-9]+]], [[NEW]], [[[ADDR]]] 58 ; CHECK-DAG: mov [[ADDR:r[0-9]+]], r0 63 ; CHECK: ldrex [[OLD:r[0-9]+]], [[[ADDR]]] 66 ; CHECK: strex [[STATUS:r[0-9]+]], [[NEW]], [[[ADDR]]] 81 ; CHECK: mov [[ADDR:r[0-9]+]], r0 [all …]
|
| H A D | ldstrex.ll | 121 ; CHECK-T2ADDRMODE: ldrex {{r[0-9]+}}, [r[[ADDR]]] 130 ; CHECK-T2ADDRMODE: adds r[[ADDR:[0-9]+]], #1 131 ; CHECK-T2ADDRMODE: ldrex {{r[0-9]+}}, [r[[ADDR]]] 138 ; CHECK-T2ADDRMODE: mov r[[ADDR:[0-9]+]], sp 139 ; CHECK-T2ADDRMODE: ldrex {{r[0-9]+}}, [r[[ADDR]]] 176 ; CHECK-T2ADDRMODE: ldrex {{r[0-9]+}}, [r[[ADDR]]] 190 ; CHECK-T2ADDRMODE: mov r[[ADDR:[0-9]+]], sp 191 ; CHECK-T2ADDRMODE: adds r[[ADDR:[0-9]+]], #2 192 ; CHECK-T2ADDRMODE: ldrex {{r[0-9]+}}, [r[[ADDR]]] 206 ; CHECK-T2ADDRMODE: mov r[[ADDR:[0-9]+]], sp [all …]
|
| H A D | atomic-ops-m33.ll | 8 ; CHECK: movw r[[ADDR:[0-9]+]], :lower16:var8 9 ; CHECK: movt r[[ADDR]], :upper16:var8 12 ; CHECK: ldaexb r[[OLD:[0-9]+]], [r[[ADDR]]] 16 ; CHECK-NEXT: stlexb [[STATUS:r[0-9]+]], [[NEW]], [r[[ADDR]]] 31 ; CHECK: movw r[[ADDR:[0-9]+]], :lower16:var16 32 ; CHECK: movt r[[ADDR]], :upper16:var16 35 ; CHECK: ldaexh r[[OLD:[0-9]+]], [r[[ADDR]]] 39 ; CHECK-NEXT: strexh [[STATUS:r[0-9]+]], [[NEW]], [r[[ADDR]]] 54 ; CHECK: movw r[[ADDR:[0-9]+]], :lower16:var32 55 ; CHECK: movt r[[ADDR]], :upper16:var32 [all …]
|
| /llvm-project-15.0.7/llvm/test/Instrumentation/MemorySanitizer/ |
| H A D | csr.ll | 4 ; RUN: %s --check-prefix=ADDR 25 ; ADDR-LABEL: @getcsr( 27 ; ADDR: %[[B:.*]] = icmp ne i64 %[[A]], 0 28 ; ADDR: br i1 %[[B]], label {{.*}}, label 30 ; ADDR: call void @llvm.x86.sse.stmxcsr( 31 ; ADDR: ret void 49 ; ADDR-LABEL: @setcsr( 51 ; ADDR: %[[B:.*]] = icmp ne i64 %[[A]], 0 52 ; ADDR: br i1 %[[B]], label {{.*}}, label 54 ; ADDR: call void @llvm.x86.sse.ldmxcsr( [all …]
|
| H A D | masked-store-load.ll | 6 ; RUN: %s --check-prefix=ADDR 48 ; ADDR-LABEL: @Store( 52 ; ADDR: %[[ADDRBAD:.*]] = icmp ne i64 %[[ADDRSHADOW]], 0 53 ; ADDR: br i1 %[[ADDRBAD]], label {{.*}}, label {{.*}} 58 ; ADDR: br i1 %[[MASKBAD]], label {{.*}}, label {{.*}} 62 ; ADDR: ret void 88 ; ADDR-LABEL: @Load( 92 ; ADDR: %[[ADDRBAD:.*]] = icmp ne i64 %[[ADDRSHADOW]], 0 93 ; ADDR: br i1 %[[ADDRBAD]], label {{.*}}, label {{.*}} 98 ; ADDR: br i1 %[[MASKBAD]], label {{.*}}, label {{.*}} [all …]
|
| /llvm-project-15.0.7/llvm/test/tools/llvm-nm/X86/ |
| H A D | size-sort.test | 1 … llvm-nm --size-sort %p/Inputs/hello.obj.elf-x86_64 | FileCheck --check-prefix=SIZE-SORT-NO-ADDR %s 2 …nm --size-sort -S %p/Inputs/hello.obj.elf-x86_64 | FileCheck --check-prefix=SIZE-SORT-PRINT-ADDR %s 3 # RUN: llvm-nm -S %p/Inputs/hello.obj.elf-x86_64 | FileCheck --check-prefix=NO-SIZE-SORT-PRINT-ADDR… 5 # SIZE-SORT-NO-ADDR: U puts 6 # SIZE-SORT-NO-ADDR: 0000000000000015 T main 8 # SIZE-SORT-PRINT-ADDR: U puts 9 # SIZE-SORT-PRINT-ADDR: 0000000000000000 0000000000000015 T main 11 # NO-SIZE-SORT-PRINT-ADDR: 0000000000000000 0000000000000015 T main 12 # NO-SIZE-SORT-PRINT-ADDR: U puts
|
| /llvm-project-15.0.7/lld/test/ELF/linkerscript/ |
| H A D | symbol-only-align.test | 26 # CHECK: foo PROGBITS 0000000000[[ADDR:[0-9a-f]*]] [[ADDR]] 27 # CHECK-NEXT: .data PROGBITS 0000000000[[ADDR]] [[ADDR]] 31 # CHECK-NEXT: LOAD 0x[[ADDR]] 0x0000000000[[ADDR]] 0x0000000000[[ADDR]] 34 # CHECK: 0000000000[[ADDR]] 0 NOTYPE GLOBAL DEFAULT {{[0-9]+}} __start_foo 35 # CHECK: 0000000000[[ADDR]] 0 NOTYPE GLOBAL DEFAULT {{[0-9]+}} __end_foo
|
| H A D | expr-sections.test | 10 foo1 = ADDR(.text) + 1; bar1 = 1 + ADDR(.text); 11 foo2 = ADDR(.text) & 1; bar2 = 1 & ADDR(.text); 12 foo3 = ADDR(.text) | 1; bar3 = 1 | ADDR(.text);
|
| H A D | preinit-array-empty.test | 15 # CHECK: [[#%x,ADDR:]] 0 NOTYPE LOCAL HIDDEN [[#]] __preinit_array_start 16 # CHECK-NEXT: [[#ADDR]] 0 NOTYPE LOCAL HIDDEN [[#]] __preinit_array_end 18 # DISCARDED-NEXT: [[#ADDR]] 0 NOTYPE GLOBAL DEFAULT [[#]] _start 20 # EMPTY-NOT: [[#ADDR]] 0 NOTYPE GLOBAL DEFAULT [[#]] _start 21 # EMPTY: [[#ADDR]] 0 NOTYPE GLOBAL DEFAULT [[#]] ADDR 38 .preinit_array : { ADDR = .; *(.preinit_array); }
|
| /llvm-project-15.0.7/llvm/test/CodeGen/AArch64/ |
| H A D | cmpxchg-O0.ll | 7 ; CHECK: mov [[ADDR:x[0-9]+]], x0 9 ; CHECK: ldaxrb [[OLD:w[0-9]+]], [[[ADDR]]] 12 ; CHECK: stlxrb [[STATUS:w[0-9]+]], w2, [[[ADDR]]] 24 ; CHECK: mov [[ADDR:x[0-9]+]], x0 26 ; CHECK: ldaxrh [[OLD:w[0-9]+]], [[[ADDR]]] 41 ; CHECK: mov [[ADDR:x[0-9]+]], x0 43 ; CHECK: ldaxr [[OLD:w[0-9]+]], [[[ADDR]]] 58 ; CHECK: mov [[ADDR:x[0-9]+]], x0 60 ; CHECK: ldaxr [[OLD:x[0-9]+]], [[[ADDR]]] 75 ; CHECK: mov [[ADDR:x[0-9]+]], x0 [all …]
|
| H A D | atomic-ops-lse.ll | 1272 ; CHECK: casa w0, w1, [x[[ADDR]]] 1295 ; CHECK: casa w0, w1, [x[[ADDR]]] 1318 ; CHECK: casa x0, x1, [x[[ADDR]]] 3327 ; CHECK: casah w0, w1, [x[[ADDR]]] 3350 ; CHECK: casa w0, w1, [x[[ADDR]]] 3373 ; CHECK: casa x0, x1, [x[[ADDR]]] 3442 ; CHECK: cash w0, w1, [x[[ADDR]]] 3465 ; CHECK: cas w0, w1, [x[[ADDR]]] 3488 ; CHECK: cas x0, x1, [x[[ADDR]]] 3580 ; CHECK: casal w0, w1, [x[[ADDR]]] [all …]
|
| H A D | arm64-atomic.ll | 7 ; CHECK-NEXT: mov x[[ADDR:[0-9]+]], x0 48 ; CHECK-NEXT: mov x[[ADDR:[0-9]+]], x0 99 ; CHECK: mov x[[ADDR:[0-9]+]], x0 129 ; CHECK: mov x[[ADDR:[0-9]+]], x0 187 ; CHECK: ldrb {{w[0-9]+}}, [x[[ADDR]]] 212 ; CHECK: ldrh {{w[0-9]+}}, [x[[ADDR]]] 237 ; CHECK: ldr {{w[0-9]+}}, [x[[ADDR]]] 262 ; CHECK: ldr {{x[0-9]+}}, [x[[ADDR]]] 292 ; CHECK: strb {{w[0-9]+}}, [x[[ADDR]]] 336 ; CHECK: str {{w[0-9]+}}, [x[[ADDR]]] [all …]
|
| H A D | fast-isel-cmpxchg.ll | 4 ; CHECK: mov [[ADDR:x[0-9]+]], x0 6 ; CHECK-NEXT: ldaxr w0, [[[ADDR]]] 10 ; CHECK-NEXT: stlxr [[STATUS:w[0-9]+]], w2, [[[ADDR]]] 28 ; CHECK: mov [[ADDR:x[0-9]+]], x0 31 ; CHECK-NEXT: ldaxr w0, [[[ADDR]]] 35 ; CHECK-NEXT: stlxr [[STATUS:w[0-9]+]], [[NEW]], [[[ADDR]]] 53 ; CHECK: mov [[ADDR:x[0-9]+]], x0 55 ; CHECK-NEXT: ldaxr x0, [[[ADDR]]] 59 ; CHECK-NEXT: stlxr [[STATUS]], x2, [[[ADDR]]]
|
| /llvm-project-15.0.7/llvm/test/CodeGen/SystemZ/ |
| H A D | alloca-02.ll | 13 ; CHECK-A-DAG: lgr %r15, [[ADDR:%r[1-5]]] 14 ; CHECK-A-DAG: la %r2, 160([[ADDR]]) 18 ; CHECK-B-DAG: lgr %r15, [[ADDR:%r[1-5]]] 19 ; CHECK-B-DAG: la %r2, 160([[ADDR]]) 23 ; CHECK-C-DAG: lgr %r15, [[ADDR:%r[1-5]]] 24 ; CHECK-C-DAG: la %r2, 160([[ADDR]]) 29 ; CHECK-D-DAG: lgr %r15, [[ADDR:%r[1-5]]] 30 ; CHECK-D-DAG: la %r2, 160([[ADDR]]) 35 ; CHECK-E-DAG: lgr %r15, [[ADDR:%r[1-5]]] 36 ; CHECK-E-DAG: la %r2, 160([[ADDR]])
|
| /llvm-project-15.0.7/bolt/test/X86/ |
| H A D | asm-func-debug.test | 15 CHECK-NEXT: [0x0000000000[[#%x,ADDR:]], 16 CHECK-SAME: 0x0000000000[[#ADDR+1]])) 22 CHECK-NEXT: [0x0000000000[[#ADDR]], 0x0000000000[[#ADDR+1]]) 25 CHECK: 0x0000000000[[#ADDR]] 13 0 1 0 0 is_stmt 26 CHECK-NEXT: 0x0000000000[[#ADDR+1]] 13 0 1 0 0 is_stmt end_sequence
|
| /llvm-project-15.0.7/bolt/test/AArch64/ |
| H A D | asm-func-debug.test | 15 CHECK-NEXT: [0x0000000000[[#%x,ADDR:]], 16 CHECK-SAME: 0x0000000000[[#ADDR+4]])) 22 CHECK-NEXT: [0x0000000000[[#ADDR]], 0x0000000000[[#ADDR+4]]) 25 CHECK: 0x0000000000[[#ADDR]] 13 0 1 0 0 is_stmt 26 CHECK-NEXT: 0x0000000000[[#ADDR+4]] 13 0 1 0 0 is_stmt end_sequence
|
| /llvm-project-15.0.7/lld/test/ELF/ |
| H A D | riscv-undefined-weak.s | 56 # PC-NEXT: [[#%x,ADDR:]]: 57 # PC-SAME: j 0x[[#ADDR]] 58 # PC-NEXT: [[#%x,ADDR:]]: 59 # PC-SAME: beqz zero, 0x[[#ADDR]] 66 # PLT-NEXT: [[#%x,ADDR:]]: 67 # PLT-SAME: j 0x[[#ADDR]] 68 # PLT-NEXT: [[#%x,ADDR:]]: 69 # PLT-SAME: beqz zero, 0x[[#ADDR]]
|
| H A D | merge-sym-gc.s | 28 # CHECK: .rodata PROGBITS [[#%x, ADDR:]] 33 # CHECK-NEXT: 1: {{0*}}[[#ADDR]] {{.*}} a1 34 # CHECK-NEXT: 2: {{0*}}[[#ADDR+2]] {{.*}} a2 35 # CHECK-NEXT: 3: {{0*}}[[#ADDR]] {{.*}} c1 36 # CHECK-NEXT: 4: {{0*}}[[#ADDR+2]] {{.*}} c2
|
| /llvm-project-15.0.7/llvm/test/tools/llvm-objdump/X86/ |
| H A D | print-symbol-addr.s | 5 # RUN: llvm-objdump -d %t.32.o | FileCheck --check-prefixes=ADDR32,ADDR %s 6 # RUN: llvm-objdump -d %t.64.o | FileCheck --check-prefixes=ADDR64,ADDR %s 9 # ADDR-NEXT: 0: {{.*}} nop 10 # ADDR-NEXT: 1: {{.*}} nop 13 # ADDR-NEXT: 2: {{.*}} nop
|