Home
last modified time | relevance | path

Searched refs:enable_clock (Results 1 – 8 of 8) sorted by relevance

/linux-6.15/drivers/regulator/
H A Dfixed.c40 struct clk *enable_clock; member
55 ret = clk_prepare_enable(priv->enable_clock); in reg_clock_enable()
68 clk_disable_unprepare(priv->enable_clock); in reg_clock_disable()
262 drvdata->enable_clock = devm_clk_get(dev, NULL); in reg_fixed_voltage_probe()
263 if (IS_ERR(drvdata->enable_clock)) { in reg_fixed_voltage_probe()
265 return PTR_ERR(drvdata->enable_clock); in reg_fixed_voltage_probe()
/linux-6.15/include/linux/clk/
H A Dtegra.h36 void (*enable_clock)(u32 cpu); member
74 if (WARN_ON(!tegra_cpu_car_ops->enable_clock)) in tegra_enable_cpu_clock()
77 tegra_cpu_car_ops->enable_clock(cpu); in tegra_enable_cpu_clock()
/linux-6.15/drivers/base/power/
H A Dclock_ops.c637 static void enable_clock(struct device *dev, const char *con_id) in enable_clock() function
692 enable_clock(dev, *con_id); in pm_clk_notify()
694 enable_clock(dev, NULL); in pm_clk_notify()
/linux-6.15/drivers/gpu/drm/i915/display/
H A Dintel_ddi.c2072 if (encoder->enable_clock) in intel_ddi_enable_clock()
2073 encoder->enable_clock(encoder, crtc_state); in intel_ddi_enable_clock()
5222 encoder->enable_clock = intel_mtl_pll_enable; in intel_ddi_init()
5227 encoder->enable_clock = intel_mpllb_enable; in intel_ddi_init()
5231 encoder->enable_clock = adls_ddi_enable_clock; in intel_ddi_init()
5236 encoder->enable_clock = rkl_ddi_enable_clock; in intel_ddi_init()
5241 encoder->enable_clock = dg1_ddi_enable_clock; in intel_ddi_init()
5247 encoder->enable_clock = jsl_ddi_tc_enable_clock; in intel_ddi_init()
5260 encoder->enable_clock = icl_ddi_tc_enable_clock; in intel_ddi_init()
5275 encoder->enable_clock = skl_ddi_enable_clock; in intel_ddi_init()
[all …]
H A Dintel_crt.c1109 crt->base.enable_clock = hsw_ddi_enable_clock; in intel_crt_init()
H A Dintel_display_types.h270 void (*enable_clock)(struct intel_encoder *encoder, member
/linux-6.15/drivers/clk/tegra/
H A Dclk-tegra20.c1003 .enable_clock = tegra20_enable_cpu_clock,
H A Dclk-tegra30.c1189 .enable_clock = tegra30_enable_cpu_clock,