| /linux-6.15/drivers/gpu/drm/vkms/ |
| H A D | vkms_crtc.c | 139 kfree(vkms_state->active_planes); in vkms_atomic_crtc_destroy_state() 180 if (vkms_state->active_planes) in vkms_crtc_atomic_check() 197 vkms_state->active_planes = kcalloc(i, sizeof(plane), GFP_KERNEL); in vkms_crtc_atomic_check() 198 if (!vkms_state->active_planes) in vkms_crtc_atomic_check() 209 vkms_state->active_planes[i++] = in vkms_crtc_atomic_check()
|
| H A D | vkms_composer.c | 373 struct vkms_plane_state **plane = crtc_state->active_planes; in blend() 408 struct vkms_plane_state **planes = crtc_state->active_planes; in check_format_funcs() 423 struct vkms_plane_state **plane_state = crtc_state->active_planes; in check_iosys_map()
|
| H A D | vkms_drv.h | 150 struct vkms_plane_state **active_planes; member
|
| /linux-6.15/drivers/gpu/drm/amd/display/amdgpu_dm/ |
| H A D | amdgpu_dm_irq_params.h | 35 int active_planes; member
|
| H A D | amdgpu_dm_crtc.c | 439 state->active_planes = cur->active_planes; in amdgpu_dm_crtc_duplicate_state() 614 dm_new_crtc_state->active_planes = 0; in amdgpu_dm_crtc_update_crtc_active_planes() 619 dm_new_crtc_state->active_planes = in amdgpu_dm_crtc_update_crtc_active_planes()
|
| H A D | amdgpu_dm.h | 906 int active_planes; member
|
| H A D | amdgpu_dm.c | 654 vrr_active, acrtc->dm_irq_params.active_planes); in dm_crtc_high_irq() 707 acrtc->dm_irq_params.active_planes == 0) { in dm_crtc_high_irq() 9095 acrtc->dm_irq_params.active_planes = new_crtc_state->active_planes; in update_stream_irq_parameters() 9335 if (acrtc_state->active_planes == 0 && in amdgpu_dm_commit_planes() 9540 acrtc_state->active_planes > 0) { in amdgpu_dm_commit_planes() 9556 } else if (cursor_update && acrtc_state->active_planes > 0) { in amdgpu_dm_commit_planes() 9567 if ((planes_count || acrtc_state->active_planes == 0) && in amdgpu_dm_commit_planes() 9646 if (dm_old_crtc_state->active_planes != acrtc_state->active_planes) in amdgpu_dm_commit_planes() 9659 if (acrtc_state->active_planes && in amdgpu_dm_commit_planes()
|
| /linux-6.15/drivers/gpu/drm/i915/display/ |
| H A D | intel_sprite.c | 182 u8 active_planes = crtc_state->active_planes & ~BIT(PLANE_CURSOR); in vlv_plane_ratio() local 192 if (hweight8(active_planes) == 3) { in vlv_plane_ratio() 207 } else if (hweight8(active_planes) == 2) { in vlv_plane_ratio() 489 u8 active_planes = crtc_state->active_planes & ~BIT(PLANE_CURSOR); in ivb_plane_ratio() local 493 if (hweight8(active_planes) == 2) { in ivb_plane_ratio() 603 u8 active_planes = crtc_state->active_planes & ~BIT(PLANE_CURSOR); in hsw_plane_ratio() local 607 if (hweight8(active_planes) == 2) { in hsw_plane_ratio()
|
| H A D | intel_bw.h | 23 u8 active_planes[I915_MAX_DBUF_SLICES]; member
|
| H A D | hsw_ips.c | 32 !(crtc_state->active_planes & ~BIT(PLANE_CURSOR))); in hsw_ips_enable() 258 if (!(crtc_state->active_planes & ~BIT(PLANE_CURSOR))) in hsw_ips_compute_config()
|
| H A D | intel_atomic_plane.c | 409 crtc_state->active_planes &= ~BIT(plane->id); in intel_plane_set_invisible() 665 new_crtc_state->active_planes |= BIT(plane->id); in intel_plane_atomic_check_with_state() 1293 crtc_state->active_planes |= BIT(y_plane->id); in link_nv12_planes() 1328 crtc_state->active_planes &= ~BIT(plane->id); in unlink_nv12_plane() 1376 if (crtc_state->active_planes & BIT(y_plane->id)) in icl_check_nv12_planes() 1555 old_active_planes = old_crtc_state->active_planes & ~BIT(PLANE_CURSOR); in intel_atomic_check_planes() 1556 new_active_planes = new_crtc_state->active_planes & ~BIT(PLANE_CURSOR); in intel_atomic_check_planes()
|
| H A D | i9xx_wm.c | 1197 u8 active_planes = crtc_state->active_planes & ~BIT(PLANE_CURSOR); in _g4x_compute_pipe_wm() local 1219 wm_state->cxsr = active_planes == BIT(PLANE_PRIMARY); in _g4x_compute_pipe_wm() 1543 return (active_planes & (BIT(PLANE_SPRITE0) | in vlv_need_sprite0_fifo_workaround() 1554 u8 active_planes = crtc_state->active_planes & ~BIT(PLANE_CURSOR); in vlv_compute_fifo() local 1555 int num_active_planes = hweight8(active_planes); in vlv_compute_fifo() 1570 if (vlv_need_sprite0_fifo_workaround(active_planes)) in vlv_compute_fifo() 1587 if ((active_planes & BIT(plane_id)) == 0) { in vlv_compute_fifo() 1611 if ((active_planes & BIT(plane_id)) == 0) in vlv_compute_fifo() 1622 if (active_planes == 0) { in vlv_compute_fifo() 1742 u8 active_planes = crtc_state->active_planes & ~BIT(PLANE_CURSOR); in _vlv_compute_pipe_wm() local [all …]
|
| H A D | intel_bw.c | 782 return hweight8(crtc_state->active_planes & ~BIT(PLANE_CURSOR)); in intel_bw_crtc_num_active_planes() 1149 old_crtc_bw->active_planes[slice] != new_crtc_bw->active_planes[slice]) in intel_bw_state_changed() 1177 crtc_bw->active_planes[slice] |= BIT(plane_id); in skl_plane_calc_dbuf_bw() 1234 num_active_planes += hweight8(crtc_bw->active_planes[slice]); in intel_bw_dbuf_min_cdclk()
|
| H A D | intel_cursor.c | 919 crtc_state->active_planes = new_crtc_state->active_planes; in intel_legacy_cursor_update()
|
| H A D | intel_display.c | 200 return (crtc_state->active_planes & in is_hdr_mode() 653 crtc_state->active_planes = 0; in intel_plane_fixup_bitmasks() 658 crtc_state->active_planes |= BIT(to_intel_plane(plane)->id); in intel_plane_fixup_bitmasks() 683 if ((crtc_state->active_planes & ~BIT(PLANE_CURSOR)) == 0 && in intel_plane_disable_noatomic() 706 if (DISPLAY_VER(display) == 2 && !crtc_state->active_planes) in intel_plane_disable_noatomic() 861 crtc_state->active_planes & BIT(PLANE_CURSOR) && in needs_cursorclk_wa() 952 return is_enabling(active_planes, old_crtc_state, new_crtc_state); in planes_enabling() 961 return is_disabling(active_planes, old_crtc_state, new_crtc_state); in planes_disabling() 5542 crtc_state->update_planes |= crtc_state->active_planes; in intel_modeset_all_pipes_late() 5978 if (old_crtc_state->active_planes != new_crtc_state->active_planes) { in intel_async_flip_check_hw() [all …]
|
| H A D | intel_psr.c | 2838 !new_crtc_state->active_planes || in intel_psr_pre_plane_update() 2873 psr->enabled && !crtc_state->active_planes); in intel_psr_post_plane_update() 2876 keep_disabled |= !crtc_state->active_planes; in intel_psr_post_plane_update()
|
| H A D | intel_display_types.h | 1199 u8 active_planes; member
|
| H A D | intel_color.c | 2121 return crtc_state->active_planes & BIT(plane->id) || in need_plane_update()
|
| H A D | skl_watermark.c | 3840 drm_WARN_ON(&i915->drm, crtc_state->active_planes != 0); in skl_dbuf_sanitize()
|