Home
last modified time | relevance | path

Searched refs:EP (Results 1 – 25 of 47) sorted by relevance

12

/linux-6.15/drivers/usb/gadget/udc/
H A Dfsl_usb2_udc.h523 #define ep_index(EP) ((EP)->ep.desc->bEndpointAddress&0xF) argument
524 #define ep_maxpacket(EP) ((EP)->ep.maxpacket) argument
525 #define ep_is_in(EP) ( (ep_index(EP) == 0) ? (EP->udc->ep0_dir == \ argument
526 USB_DIR_IN) : ((EP)->ep.desc->bEndpointAddress \
532 #define get_pipe_by_ep(EP) (ep_index(EP) * 2 + ep_is_in(EP)) argument
H A Dfsl_qe_udc.h152 #define ep_index(EP) ((EP)->ep.desc->bEndpointAddress & 0xF) argument
153 #define ep_maxpacket(EP) ((EP)->ep.maxpacket) argument
154 #define ep_is_in(EP) ((ep_index(EP) == 0) ? (EP->udc->ep0_dir == \ argument
155 USB_DIR_IN) : ((EP)->ep.desc->bEndpointAddress \
/linux-6.15/Documentation/PCI/endpoint/
H A Dpci-vntb-function.rst14 PCI vNTB function only use one host and one endpoint(EP), use NTB
15 connect EP and PCI host
34 | | | PCI EP NTB |<------>| |
38 | PCI BUS | <-----> | PCI EP BUS | | Virtual PCI |
41 PCI RC PCI EP
H A Dpci-ntb-function.rst21 PCI Endpoint (EP) instances in such a way that transactions from one EP
22 controller are routed to the other EP controller. Once PCI NTB function
23 configures the SoC with multiple EP instances, HOST1 and HOST2 can
38 | | EP | | EP | |
43 | | | SoC With Multiple EP Instances | | |
132 bound to the EP device on the host side. Once the endpoint
289 EP CONTROLLER 1 EP CONTROLLER 2
292 EP controller 1) allocated in local memory. The HOST1 can access the config
293 region and scratchpad region (self scratchpad) using BAR0 of EP controller 1.
294 The peer host (HOST2 connected to EP controller 2) can also access this
[all …]
H A Dpci-test-function.rst11 However with the addition of EP-core in linux kernel, it is possible
12 to configure a PCI controller that can operate in EP mode to work as
17 for other PCI endpoint devices (to use the EP framework).
H A Dpci-vntb-howto.rst11 be followed in the host side and EP side is given below. For the hardware
109 Binding pci-epf-ntb Device to EP Controller
146 lspci Output at EP Side / Virtual PCI bus
H A Dpci-ntb-howto.rst11 be followed in the host side and EP side is given below. For the hardware
108 Binding pci-epf-ntb Device to EP Controller
H A Dpci-test-howto.rst11 be followed in the host side and EP side is given below.
88 Binding pci-epf-test Device to EP Controller
/linux-6.15/Documentation/devicetree/bindings/pci/
H A Dti-pci.txt5 Should be "ti,dra7-pcie-ep" for EP (deprecated)
7 Should be "ti,dra746-pcie-ep" for dra74x/dra76 in EP mode
9 Should be "ti,dra726-pcie-ep" for dra72x in EP mode
65 work in host mode, EP mode DT node should be disabled and in order to PCI to
66 work in EP mode, host mode DT node should be disabled. Host mode and EP
H A Dti,j721e-pci-ep.yaml8 title: TI J721E PCI EP (PCIe Wrapper)
18 - description: PCIe EP controller in AM64
22 - description: PCIe EP controller in J7200
H A Daxis,artpec6-pcie.txt8 "axis,artpec6-pcie-ep", "snps,dw-pcie" for ARTPEC-6 in EP mode;
10 "axis,artpec7-pcie-ep", "snps,dw-pcie" for ARTPEC-7 in EP mode;
H A Dfsl,layerscape-pcie-ep.yaml7 title: Freescale Layerscape PCIe Endpoint(EP) controller
13 This PCIe EP controller is based on the Synopsys DesignWare PCIe IP.
H A Drockchip-dw-pcie-common.yaml7 title: DesignWare based PCIe RC/EP controller on Rockchip SoCs
15 Generic properties for the DesignWare based PCIe RC/EP controller on Rockchip
H A Dcdns,cdns-pcie-ep.yaml7 title: Cadence PCIe EP Controller
H A Dpci-ep-bus.yaml7 title: Common Properties for PCI MFD EP with Peripherals Addressable from BARs
H A Dti,am65-pci-ep.yaml40 description: Phandle to the SYSCON entry required for configuring PCIe in RC or EP mode.
/linux-6.15/Documentation/usb/
H A Ddwc3.rst37 - primary handler of the EP-interrupt
45 - threaded handler of the EP-interrupt
46 handles the remaining EP work which might sleep such as waiting
/linux-6.15/arch/arm/boot/dts/socionext/
H A Duniphier-pro5-epcore.dts3 * Device Tree Source for UniPhier Pro5 EP-CORE Board (Pro5-PCIe_EP-CORE)
14 model = "UniPhier Pro5 EP-CORE Board";
/linux-6.15/arch/powerpc/platforms/44x/
H A DKconfig14 select 440EP
44 select 440EP
90 select 440EP
159 select 440EP
239 config 440EP
/linux-6.15/drivers/pci/controller/dwc/
H A DKconfig130 This controller can work either as EP or RC. The RCW[HOST_AGT_PEX]
131 determines which PCIe controller works in EP mode and which PCIe
142 This controller can work either as EP or RC. The RCW[HOST_AGT_PEX]
143 determines which PCIe controller works in EP mode and which PCIe
237 Tegra194. This controller can work either as EP or RC. In order to
252 Tegra194. This controller can work either as EP or RC. In order to
269 This controller can work either as EP or RC. In order to enable
284 This controller can work either as EP or RC. In order to enable
427 This controller can work either as EP or RC. In order to enable
442 This controller can work either as EP or RC. In order to enable
/linux-6.15/Documentation/devicetree/bindings/sound/
H A Domap-abe-twl6040.txt35 * EP
74 "Earphone Spk", "EP",
/linux-6.15/arch/arm/boot/dts/broadcom/
H A Dbcm283x-rpi-usb-otg.dtsi7 * According to dwc2 the sum of all device EP
/linux-6.15/arch/arm64/boot/dts/rockchip/
H A Drk3588-rock-5b-pcie-srns.dtso8 * other board running in EP mode.
H A Drk3588-rock-5b-pcie-ep.dtso7 * RC mode and the other board running in EP mode, see also the device
/linux-6.15/drivers/ata/pata_parport/
H A DKconfig47 tristate "DataStor EP-2000 protocol"
50 This option enables support for the EP-2000 parallel port IDE

12