Home
last modified time | relevance | path

Searched refs:Clock (Results 1 – 25 of 737) sorted by relevance

12345678910>>...30

/linux-6.15/drivers/clk/mediatek/
H A DKconfig3 # MediaTek Clock Drivers
5 menu "Clock driver for MediaTek SoC"
22 bool "Clock driver for MediaTek MT2701"
30 bool "Clock driver for MediaTek MT2701 mmsys"
36 bool "Clock driver for MediaTek MT2701 imgsys"
48 bool "Clock driver for MediaTek MT2701 hifsys"
54 bool "Clock driver for MediaTek MT2701 ethsys"
78 tristate "Clock driver for MediaTek MT2712"
345 bool "Clock driver for MediaTek MT6797"
407 bool "Clock driver for MediaTek MT7629"
[all …]
/linux-6.15/drivers/clk/imx/
H A DKconfig67 tristate "IMX8MM CCM Clock Driver"
71 Build the driver for i.MX8MM CCM Clock Driver
74 tristate "IMX8MN CCM Clock Driver"
78 Build the driver for i.MX8MN CCM Clock Driver
81 tristate "IMX8MP CCM Clock Driver"
89 tristate "IMX8MQ CCM Clock Driver"
96 tristate "IMX8QXP SCU Clock"
105 tristate "IMX8ULP CCM Clock Driver"
112 tristate "IMX93 CCM Clock Driver"
119 tristate "IMX95 Clock Driver for BLK CTL"
[all …]
/linux-6.15/drivers/clk/rockchip/
H A DKconfig17 Build the driver for PX30 Clock Driver.
24 Build the driver for RV110x Clock Driver.
31 Build the driver for RV1126 Clock Driver.
38 Build the driver for RK3036 Clock Driver.
45 Build the driver for RK312x Clock Driver.
52 Build the driver for RK3188 Clock Driver.
59 Build the driver for RK322x Clock Driver.
66 Build the driver for RK3288 Clock Driver.
73 Build the driver for RK3308 Clock Driver.
80 Build the driver for RK3328 Clock Driver.
[all …]
/linux-6.15/Documentation/devicetree/bindings/rtc/
H A Dtrivial-rtc.yaml27 # ASPEED BMC ast2400 Real-time Clock
29 # ASPEED BMC ast2500 Real-time Clock
31 # ASPEED BMC ast2600 Real-time Clock
37 # Dallas DS1672 Real-time Clock
41 # SD2405AL Real-Time Clock
54 # Android Goldfish Real-time Clock
56 # Mvebu Real-time Clock
58 # Maxim DS1742/DS1743 Real-time Clock
64 # Real Time Clock
66 # NXP LPC32xx SoC Real-time Clock
[all …]
/linux-6.15/drivers/clk/qcom/
H A DKconfig23 tristate "X1E80100 Camera Clock Controller"
31 tristate "X1E80100 Display Clock Controller"
41 tristate "X1E80100 Global Clock Controller"
60 tristate "X1E80100 TCSR Clock Controller"
102 tristate "MSM8916 APCS Clock Controller"
111 tristate "MSM8996 CPU Clock Controller"
131 tristate "RPM based Clock Controller"
155 tristate "RPMh Clock Driver"
191 tristate "IPQ APSS Clock Controller"
1400 tristate "KPSS Clock Controller"
[all …]
/linux-6.15/drivers/clk/
H A DKconfig22 bool "Common Clock Framework"
37 tristate "Clock driver for WM831x/2x PMICs"
62 tristate "Clock driver for Apple SoC NCOs"
92 tristate "Clock driver for Hi655x" if EXPERT
133 tristate "Clock driver for SiLabs 5351A/B/C"
167 bool "Clock driver for Bitmain BM1880 SoC"
181 tristate "Clock Driver for TI TPS68470 PMIC"
206 tristate "Clock driver for CS2000 Fractional-N Clock Synthesizer & Clock Multiplier"
280 bool "Clock driver for Aspeed BMC SoCs"
343 bool "Clock driver for APM XGene SoC"
[all …]
/linux-6.15/drivers/clk/hisilicon/
H A DKconfig3 tristate "HI3516CV300 Clock Driver"
11 tristate "Hi3519 Clock Driver"
19 bool "Hi3559A Clock Driver"
27 bool "Hi3660 Clock Driver"
34 bool "Hi3670 Clock Driver"
41 tristate "Hi3798CV200 Clock Driver"
49 bool "Hi6220 Clock Driver"
63 bool "Hi6220 Stub Clock Driver" if EXPERT
71 bool "Hi3660 Stub Clock Driver" if EXPERT
/linux-6.15/Documentation/gpu/amdgpu/display/
H A Ddc-glossary.rst34 * PCLK: Pixel Clock
35 * SYMCLK: Symbol Clock
36 * SOCCLK: GPU Engine Clock
37 * DISPCLK: Display Clock
38 * DPPCLK: DPP Clock
39 * DCFCLK: Display Controller Fabric Clock
40 * REFCLK: Real Time Reference Clock
42 * FCLK: Fabric Clock
43 * MCLK: Memory Clock
83 Display Clock Generator block
/linux-6.15/Documentation/devicetree/bindings/clock/
H A Dmvebu-gated-clock.txt11 ID Clock Peripheral
14 1 pex0_en PCIe 0 Clock out
28 ID Clock Peripheral
33 5 pex0 PCIe 0 Clock out
34 6 pex1 PCIe 1 Clock out
55 ID Clock Peripheral
82 ID Clock Peripheral
96 ID Clock Peripheral
123 ID Clock Peripheral
133 ID Clock Peripheral
[all …]
H A Dsophgo,sg2042-pll.yaml7 title: Sophgo SG2042 PLL Clock Generator
21 - description: Oscillator(Clock Generation IC) for Main/Fixed PLL (25 MHz)
22 - description: Oscillator(Clock Generation IC) for DDR PLL 0 (25 MHz)
23 - description: Oscillator(Clock Generation IC) for DDR PLL 1 (25 MHz)
H A Dimx7ulp-scg-clock.yaml7 title: Freescale i.MX7ULP System Clock Generation (SCG) modules Clock Controller
13 i.MX7ULP Clock functions are under joint control of the System
14 Clock Generation (SCG) modules, Peripheral Clock Control (PCC)
28 The System Clock Generation (SCG) is responsible for clock generation
H A Dallwinner,sun9i-a80-de-clks.yaml7 title: Allwinner A80 Display Engine Clock Controller
28 - description: Bus Clock
29 - description: RAM Bus Clock
30 - description: Module Clock
H A Dimx7ulp-pcc-clock.yaml7 title: Freescale i.MX7ULP Peripheral Clock Control (PCC) modules Clock Controller
13 i.MX7ULP Clock functions are under joint control of the System
14 Clock Generation (SCG) modules, Peripheral Clock Control (PCC)
28 The Peripheral Clock Control (PCC) is responsible for clock selection,
H A Drenesas,rzg2l-cpg.yaml7 title: Renesas RZ/{G2L,V2L,V2M} Clock Pulse Generator / Module Standby Mode
13 On Renesas RZ/{G2L,V2L}-alike SoC's, the CPG (Clock Pulse Generator) and Module
15 similar, but does not have Clock Monitor Registers.
20 1. Module Standby, providing a Clock Domain to control the clock supply
41 Clock source to CPG can be either from external clock input (EXCLK) or
56 SoC devices that are part of the CPG/Module Standby Mode Clock Domain and
/linux-6.15/Documentation/devicetree/bindings/interconnect/
H A Dqcom,sdm660.yaml54 - description: CPU-NoC High-performance Bus Clock.
68 - description: IPA Clock.
69 - description: UFS AXI Clock.
70 - description: Aggregate2 UFS AXI Clock.
71 - description: Aggregate2 USB3 AXI Clock.
72 - description: Config NoC USB2 AXI Clock.
H A Dqcom,msm8996.yaml59 - description: Aggregate0 System NoC AXI Clock.
60 - description: Aggregate0 Config NoC AHB Clock.
61 - description: Aggregate0 NoC MPU Clock.
81 - description: CPU-NoC High-performance Bus Clock.
95 - description: Aggregate2 NoC UFS AXI Clock
96 - description: UFS AXI Clock
/linux-6.15/drivers/clk/stm32/
H A DKconfig5 bool "Clock support for common STM32MP clocks"
15 bool "Clock driver for stm32mp13x clocks"
22 bool "Clock driver for stm32mp15x clocks"
29 bool "Clock driver for stm32mp25x clocks"
/linux-6.15/Documentation/devicetree/bindings/sound/
H A Dfsl,spdif.yaml59 - description: Clock for tx0 and rx0.
60 - description: Clock for tx1 and rx1.
61 - description: Clock for tx2 and rx2.
62 - description: Clock for tx3 and rx3.
63 - description: Clock for tx4 and rx4.
64 - description: Clock for tx5 and rx5.
65 - description: Clock for tx6 and rx6.
66 - description: Clock for tx7 and rx7.
H A Dstarfive,jh7110-tdm.yaml31 - description: TDM AHB Clock
32 - description: TDM APB Clock
33 - description: TDM Internal Clock
34 - description: TDM Clock
36 - description: TDM External Clock
H A Dqcom,q6dsp-lpass-clocks.yaml7 title: Qualcomm DSP LPASS Clock Controller
13 This binding describes the Qualcomm DSP Clock Controller
24 Clock Id is followed by clock coupling attributes.
/linux-6.15/drivers/clk/versatile/
H A DKconfig3 menu "Clock driver for ARM Reference designs"
8 bool "Clock driver for ARM Reference designs ICST"
16 bool "Clock driver for ARM SP810 System Controller"
23 tristate "Clock driver for Versatile Express OSC clock generators"
/linux-6.15/drivers/clk/ralink/
H A DKconfig3 # MediaTek Mt7621 Clock Driver
6 bool "Clock driver for MediaTek MT7621"
14 bool "Clock driver for MTMIPS SoCs"
/linux-6.15/Documentation/devicetree/bindings/net/
H A Dmotorcomm,yt8xxx.yaml23 RGMII RX Clock Delay used only when PHY operates in RGMII mode with
32 RGMII TX Clock Delay used only when PHY operates in RGMII mode with
97 Use original or inverted RGMII Transmit PHY Clock to drive the RGMII
98 Transmit PHY Clock delay train configuration when speed is 10Mbps.
103 Use original or inverted RGMII Transmit PHY Clock to drive the RGMII
104 Transmit PHY Clock delay train configuration when speed is 100Mbps.
109 Use original or inverted RGMII Transmit PHY Clock to drive the RGMII
110 Transmit PHY Clock delay train configuration when speed is 1000Mbps.
/linux-6.15/drivers/clk/sophgo/
H A DKconfig23 tristate "Sophgo SG2042 Clock Generator support"
26 This driver supports the Clock Generator on the
37 This clock IP depends on SG2042 Clock Generator because it uses
38 clock from Clock Generator IP as input.
/linux-6.15/Documentation/devicetree/bindings/media/
H A Dallwinner,sun8i-a83t-mipi-csi2.yaml24 - description: Bus Clock
25 - description: Module Clock
26 - description: MIPI-specific Clock
27 - description: Misc CSI Clock

12345678910>>...30