| /linux-6.15/arch/mips/include/asm/mach-ip32/ |
| H A D | kmalloc.h | 7 #define ARCH_DMA_MINALIGN 32 macro
9 #define ARCH_DMA_MINALIGN 128 macro
|
| /linux-6.15/arch/riscv/mm/ |
| H A D | dma-noncoherent.c | 15 int dma_cache_alignment __ro_after_init = ARCH_DMA_MINALIGN;
133 WARN_TAINT(!coherent && riscv_cbom_block_size > ARCH_DMA_MINALIGN, in arch_setup_dma_ops()
137 ARCH_DMA_MINALIGN, riscv_cbom_block_size); in arch_setup_dma_ops()
|
| /linux-6.15/arch/arm64/mm/ |
| H A D | dma-mapping.c | 45 WARN_TAINT(!coherent && cls > ARCH_DMA_MINALIGN, in arch_setup_dma_ops()
49 ARCH_DMA_MINALIGN, cls); in arch_setup_dma_ops()
|
| /linux-6.15/drivers/usb/core/ |
| H A D | buffer.c | 39 if (ARCH_DMA_MINALIGN <= 32) in usb_init_pool_max()
41 else if (ARCH_DMA_MINALIGN <= 64) in usb_init_pool_max()
43 else if (ARCH_DMA_MINALIGN <= 128) in usb_init_pool_max()
|
| /linux-6.15/arch/arm/kernel/ |
| H A D | cacheinfo.c | 42 return cwg ? 4 << cwg : ARCH_DMA_MINALIGN; in cache_line_size_cp15()
44 return ARCH_DMA_MINALIGN; in cache_line_size_cp15()
58 return ARCH_DMA_MINALIGN; in cache_line_size()
|
| /linux-6.15/arch/parisc/include/asm/ |
| H A D | cache.h | 24 #define ARCH_DMA_MINALIGN 128 macro
26 #define ARCH_DMA_MINALIGN 32 macro
|
| /linux-6.15/arch/arm64/include/asm/ |
| H A D | cache.h | 35 #define ARCH_DMA_MINALIGN (128) macro
83 return cwg ? 4 << cwg : ARCH_DMA_MINALIGN; in cache_line_size_of_cpu()
|
| /linux-6.15/include/linux/ |
| H A D | cache.h | 178 #ifdef ARCH_DMA_MINALIGN
181 #define ARCH_DMA_MINALIGN __alignof__(unsigned long long) macro
|
| /linux-6.15/arch/mips/include/asm/mach-generic/ |
| H A D | kmalloc.h | 10 #define ARCH_DMA_MINALIGN 128 macro
|
| /linux-6.15/arch/mips/include/asm/mach-tx49xx/ |
| H A D | kmalloc.h | 5 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
| /linux-6.15/arch/mips/include/asm/mach-n64/ |
| H A D | kmalloc.h | 6 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
| /linux-6.15/arch/m68k/include/asm/ |
| H A D | cache.h | 12 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
| /linux-6.15/arch/loongarch/include/asm/ |
| H A D | cache.h | 11 #define ARCH_DMA_MINALIGN (16) macro
|
| /linux-6.15/arch/microblaze/include/asm/ |
| H A D | cache.h | 22 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
| /linux-6.15/arch/hexagon/include/asm/ |
| H A D | cache.h | 15 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
| /linux-6.15/arch/arm/include/asm/ |
| H A D | cache.h | 18 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
| /linux-6.15/arch/riscv/include/asm/ |
| H A D | cache.h | 15 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
| /linux-6.15/arch/nios2/include/asm/ |
| H A D | cache.h | 21 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
| /linux-6.15/arch/sh/include/asm/ |
| H A D | cache.h | 21 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
| /linux-6.15/arch/xtensa/include/asm/ |
| H A D | cache.h | 32 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
| /linux-6.15/arch/csky/include/asm/ |
| H A D | cache.h | 11 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
| /linux-6.15/include/crypto/ |
| H A D | algapi.h | 28 #ifdef ARCH_DMA_MINALIGN
29 #define CRYPTO_DMA_ALIGN ARCH_DMA_MINALIGN
|
| /linux-6.15/arch/arc/include/asm/ |
| H A D | cache.h | 52 #define ARCH_DMA_MINALIGN SMP_CACHE_BYTES macro
|
| /linux-6.15/arch/powerpc/include/asm/ |
| H A D | cache.h | 37 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
|
| /linux-6.15/drivers/counter/ |
| H A D | counter-core.c | 38 unsigned long privdata[] __aligned(ARCH_DMA_MINALIGN);
|