| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUMachineCFGStructurizer.cpp | 252 dbgs() << "Dest: " << printReg(Element.DestReg, TRI) in dump() 485 dbgs() << " In: " << printReg(getBBSelectRegIn(), TRI); in dump() 535 dbgs() << " In: " << printReg(getBBSelectRegIn(), TRI); in dump() 854 << "): In:" << printReg(getBBSelectRegIn(), TRI) in print() 855 << " Out:" << printReg(getBBSelectRegOut(), TRI) << " {"; in print() 857 OS << printReg(LI, TRI) << " "; in print() 1469 LLVM_DEBUG(dbgs() << printReg(SourceReg, TRI) << ", " in shrinkPHI() 1511 LLVM_DEBUG(dbgs() << printReg(SourceReg, TRI) << ", " in replacePHI() 1561 LLVM_DEBUG(dbgs() << printReg(SourceReg, TRI) << ", " in replaceEntryPHI() 1991 LLVM_DEBUG(dbgs() << "LiveOut: " << printReg(LI, TRI)); in rewriteLiveOutRegs() [all …]
|
| H A D | SIOptimizeVGPRLiveRange.cpp | 257 LLVM_DEBUG(dbgs() << "Excluding " << printReg(MOReg, TRI) in collectCandidateRegisters() 286 LLVM_DEBUG(dbgs() << "Excluding " << printReg(Reg, TRI) in collectCandidateRegisters() 387 << printReg(MOReg, TRI, 0, MRI) << '\n'); in collectWaterfallCandidateRegisters() 391 << printReg(MOReg, TRI, 0, MRI) << '\n'); in collectWaterfallCandidateRegisters() 505 LLVM_DEBUG(dbgs() << "Optimizing " << printReg(Reg, TRI) << '\n'); in optimizeLiveRange() 557 LLVM_DEBUG(dbgs() << "Optimizing " << printReg(Reg, TRI) << '\n'); in optimizeWaterfallLiveRange()
|
| H A D | GCNNSAReassign.cpp | 321 << " " << llvm::printReg((VRM->getPhys(LI->reg())), TRI); in runOnMachineFunction() 359 << llvm::printReg((VRM->getPhys(Intervals.front()->reg())), TRI) in runOnMachineFunction() 361 << llvm::printReg((VRM->getPhys(Intervals.back()->reg())), TRI) in runOnMachineFunction()
|
| H A D | GCNRewritePartialRegUses.cpp | 419 LLVM_DEBUG(dbgs() << "Try to rewrite partial reg " << printReg(Reg, TRI) in rewriteReg() 458 LLVM_DEBUG(dbgs() << " Success " << printReg(Reg, TRI) << ':' in rewriteReg() 460 << printReg(NewReg, TRI) << ':' in rewriteReg()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | AggressiveAntiDepBreaker.cpp | 138 << " " << printReg(r, TRI)); in AggressiveAntiDepBreaker() 316 dbgs() << header << printReg(Reg, TRI); in HandleLastUse() 331 dbgs() << header << printReg(Reg, TRI); in HandleLastUse() 368 LLVM_DEBUG(dbgs() << " " << printReg(Reg, TRI) << "=g" in PrescanInstruction() 389 << printReg(AliasReg, TRI) << ")"); in PrescanInstruction() 463 LLVM_DEBUG(dbgs() << " " << printReg(Reg, TRI) << "=g" in ScanInstruction() 498 LLVM_DEBUG(dbgs() << "=" << printReg(Reg, TRI)); in ScanInstruction() 501 LLVM_DEBUG(dbgs() << " " << printReg(Reg, TRI)); in ScanInstruction() 569 dbgs() << " " << printReg(r, TRI); in FindSuitableFreeRegisters() 647 LLVM_DEBUG(dbgs() << " " << printReg(NewReg, TRI)); in FindSuitableFreeRegisters() [all …]
|
| H A D | RegAllocFast.cpp | 541 LLVM_DEBUG(dbgs() << "Spilling " << printReg(VirtReg, TRI) << " in " in spill() 542 << printReg(AssignedReg, TRI)); in spill() 602 << printReg(PhysReg, TRI) << '\n'); in reload() 730 LLVM_DEBUG(dbgs() << "Freeing " << printReg(PhysReg, TRI) << ':'); in freePhysReg() 744 LLVM_DEBUG(dbgs() << ' ' << printReg(LRI->VirtReg, TRI) << '\n'); in freePhysReg() 763 << printReg(PhysReg, TRI) << '\n'); in calcSpillCost() 816 << printReg(PhysReg, TRI) << '\n'); in assignVirtToPhysReg() 870 LLVM_DEBUG(dbgs() << "Search register for " << printReg(VirtReg) in allocVirtReg() 999 << printReg(PrevReg, TRI) << '\n'); in defineLiveThroughVirtReg() 1052 LLVM_DEBUG(dbgs() << "In def of " << printReg(VirtReg, TRI) in defineVirtReg() [all …]
|
| H A D | LiveRegMatrix.cpp | 105 LLVM_DEBUG(dbgs() << "assigning " << printReg(VirtReg.reg(), TRI) << " to " in assign() 106 << printReg(PhysReg, TRI) << ':'); in assign() 123 LLVM_DEBUG(dbgs() << "unassigning " << printReg(VirtReg.reg(), TRI) in unassign() 124 << " from " << printReg(PhysReg, TRI) << ':'); in unassign()
|
| H A D | FixupStatepointCallerSaved.cpp | 149 << printReg(Reg, &TRI) << " -> " << printReg(SrcReg, &TRI) in performCopyPropagation() 261 << printReg(Reg, &TRI) << " at " in getFrameIndex() 292 << printReg(Reg, &TRI) << " at landing pad " in getFrameIndex() 394 LLVM_DEBUG(dbgs() << "Will spill " << printReg(Reg, &TRI) << " at index " in findRegistersToSpill() 414 LLVM_DEBUG(dbgs() << "Spilling " << printReg(Reg, &TRI) << " to FI " << FI in spillRegisters() 459 LLVM_DEBUG(dbgs() << "Reloading " << printReg(Reg, &TRI) << " from FI " in insertReloads()
|
| H A D | RegAllocGreedy.cpp | 472 << printReg(FromReg, TRI) << " to " in canReassign() 473 << printReg(Reg, TRI) << '\n'); in canReassign() 491 LLVM_DEBUG(dbgs() << "evicting " << printReg(PhysReg, TRI) in evictInterference() 567 dbgs() << printReg(PhysReg, TRI) << " would clobber CSR " in canAllocatePhysReg() 1132 LLVM_DEBUG(dbgs() << printReg(PhysReg, TRI) in calculateRegionSplitCostAroundReg() 1140 << printReg(GlobalCand[BestCand].PhysReg, TRI) << '\n'; in calculateRegionSplitCostAroundReg() 1784 LLVM_DEBUG(dbgs() << ' ' << printReg(LREdit.get(I))); in tryLocalSplit() 1994 << printReg(PhysReg, TRI) << '\n'); in tryLastChanceRecoloring() 2053 << printReg(PhysReg, TRI) << '\n'); in tryLastChanceRecoloring() 2300 << '(' << printReg(PhysReg, TRI) << ")\n"); in tryHintRecoloring() [all …]
|
| H A D | RegAllocBase.cpp | 186 LLVM_DEBUG(dbgs() << "Enqueuing " << printReg(Reg, TRI) << '\n'); in enqueue() 189 LLVM_DEBUG(dbgs() << "Not enqueueing " << printReg(Reg, TRI) in enqueue()
|
| H A D | MachineRegisterInfo.cpp | 206 << printReg(Reg, getTargetRegisterInfo()) << "...\n"; in clearVirtRegs() 224 errs() << printReg(Reg, getTargetRegisterInfo()) in verifyUseList() 233 errs() << printReg(Reg, getTargetRegisterInfo()) in verifyUseList() 239 errs() << printReg(Reg, getTargetRegisterInfo()) in verifyUseList() 245 errs() << printReg(Reg, getTargetRegisterInfo()) in verifyUseList()
|
| H A D | AllocationOrder.cpp | 43 dbgs() << ' ' << printReg(Hints[I], TRI); in create()
|
| H A D | RegisterCoalescer.cpp | 683 LLVM_DEBUG(dbgs() << "Extending: " << printReg(IntB.reg(), TRI)); in adjustCopiesBackFrom() 2067 << printReg(CP.getSrcReg(), TRI) << " with " in joinCopy() 2089 dbgs() << printReg(CP.getDstReg()) << " in " in joinCopy() 2091 << printReg(CP.getSrcReg()) << " in " in joinCopy() 2094 dbgs() << printReg(CP.getSrcReg(), TRI) << " in " in joinCopy() 2095 << printReg(CP.getDstReg(), TRI, CP.getSrcIdx()) << '\n'; in joinCopy() 2205 dbgs() << "\tSuccess: " << printReg(CP.getSrcReg(), TRI, CP.getSrcIdx()) in joinCopy() 2209 dbgs() << printReg(CP.getDstReg(), TRI); in joinCopy() 3089 LLVM_DEBUG(dbgs() << "\t\ttaints local " << printReg(Other.Reg) << ':' in taintExtent() 4073 LLVM_DEBUG(dbgs() << "Apply terminal rule for: " << printReg(DstReg) in applyTerminalRule() [all …]
|
| H A D | TargetRegisterInfo.cpp | 96 dbgs() << "Error: Super register " << printReg(SR, this) in checkAllSuperRegsMarked() 97 << " of reserved register " << printReg(Reg, this) in checkAllSuperRegsMarked() 112 Printable printReg(Register Reg, const TargetRegisterInfo *TRI, in printReg() function 676 dbgs() << printReg(Reg, TRI, SubRegIndex) << "\n"; in dumpReg()
|
| H A D | RenameIndependentSubregs.cpp | 137 LLVM_DEBUG(dbgs() << printReg(Reg) << ": Found " << Classes.getNumClasses() in INITIALIZE_PASS_DEPENDENCY() 139 LLVM_DEBUG(dbgs() << printReg(Reg) << ": Splitting into newly created:"); in INITIALIZE_PASS_DEPENDENCY() 145 LLVM_DEBUG(dbgs() << ' ' << printReg(NewVReg)); in INITIALIZE_PASS_DEPENDENCY()
|
| H A D | RegisterScavenging.cpp | 104 LLVM_DEBUG(dbgs() << "Scavenger found unused reg: " << printReg(Reg, TRI) in FindUnusedReg() 312 LLVM_DEBUG(dbgs() << "Scavenged free register: " << printReg(Reg, TRI) in scavengeRegisterBackwards() 329 LLVM_DEBUG(dbgs() << "Scavenged register with spill: " << printReg(Reg, TRI) in scavengeRegisterBackwards()
|
| H A D | RegisterUsageInfo.cpp | 95 OS << printReg(PReg, TRI) << " "; in print()
|
| H A D | MachineCopyPropagation.cpp | 360 << printReg(Def, &TRI) << "\n"); in findLastSeenDefInCopy() 734 LLVM_DEBUG(dbgs() << "MCP: Replacing " << printReg(MOUse.getReg(), TRI) in forwardUses() 735 << "\n with " << printReg(ForwardedReg, TRI) in forwardUses() 1009 LLVM_DEBUG(dbgs() << "MCP: Replacing " << printReg(MODef.getReg(), TRI) in propagateDefs() 1010 << "\n with " << printReg(Def, TRI) << "\n in " in propagateDefs() 1316 LLVM_DEBUG(dbgs() << "MCP: Removed tracking of " << printReg(Reg, TRI) in EliminateSpillageCopies() 1409 LLVM_DEBUG(dbgs() << "MCP: Removed tracking of " << printReg(Src, TRI) in EliminateSpillageCopies()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMFixCortexA57AES1742098Pass.cpp | 313 << printReg(MOp.getReg(), TRI) << "\n"); in analyzeMF() 329 << printReg(MOp.getReg(), TRI) << "\n"); in analyzeMF() 337 << printReg(MOp.getReg(), TRI) << "\n"); in analyzeMF() 355 << printReg(MOp.getReg(), TRI) << "\n"); in analyzeMF() 371 << printReg(MOp.getReg(), TRI) << ": " << *DefMI); in analyzeMF() 405 LLVM_DEBUG(dbgs() << "Inserting VORRq of " << printReg(RegToFixup, TRI) in insertAESFixup()
|
| H A D | MVETPAndVPTOptimisationsPass.cpp | 780 << "Replacing all uses of '" << printReg(Result) in ReduceOldVCCRValueUses() 781 << "' with '" << printReg(LastVPNOTResult) << "'\n"); in ReduceOldVCCRValueUses() 790 LLVM_DEBUG(dbgs() << "Replacing use of '" << printReg(VCCRValue) in ReduceOldVCCRValueUses() 791 << "' with '" << printReg(LastVPNOTResult) in ReduceOldVCCRValueUses() 804 << printReg(OppositeVCCRValue) << "' with '" in ReduceOldVCCRValueUses() 805 << printReg(LastVPNOTResult) << " for instr: "; in ReduceOldVCCRValueUses()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64A57FPLoadBalancing.cpp | 542 LLVM_DEBUG(dbgs() << " - Scavenged register: " << printReg(Reg, TRI) << "\n"); in colorChain() 616 << printReg(DestReg, TRI) << " at " << *MI); in scanInstruction() 636 << printReg(AccumReg, TRI) << " in MI " << *MI); in scanInstruction() 662 << printReg(DestReg, TRI) << "\n"); in scanInstruction() 690 LLVM_DEBUG(dbgs() << "Kill seen for chain " << printReg(MO.getReg(), TRI) in maybeKillChain() 702 << printReg(I->first, TRI) << "\n"); in maybeKillChain()
|
| H A D | AArch64PBQPRegAlloc.cpp | 249 LLVM_DEBUG(dbgs() << "Moving acc chain from " << printReg(Ra, TRI) in addInterChainConstraint() 250 << " to " << printReg(Rd, TRI) << '\n';); in addInterChainConstraint() 255 LLVM_DEBUG(dbgs() << "Creating new acc chain for " << printReg(Rd, TRI) in addInterChainConstraint() 342 LLVM_DEBUG(dbgs() << "Killing chain " << printReg(r, TRI) << " at "; in apply()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonGenInsert.cpp | 193 OS << ' ' << printReg(R, P.TRI); in operator <<() 434 OS << printReg(*I, P.TRI); in operator <<() 487 OS << '(' << printReg(SrcR, P.TRI) << ',' << printReg(InsR, P.TRI) in operator <<() 586 dbgs() << " " << printReg(I.first, HRI) << ":\n"; in dump_map() 787 dbgs() << __func__ << ": " << printReg(VR, HRI) in findRecordInsertForms() 852 dbgs() << "Prefixes matching register " << printReg(VR, HRI) << "\n"; in findRecordInsertForms() 857 dbgs() << " (" << printReg(J.first, HRI) << ",@" << J.second << ')'; in findRecordInsertForms() 902 dbgs() << printReg(VR, HRI) << " = insert(" << printReg(SrcR, HRI) in findRecordInsertForms() 903 << ',' << printReg(InsR, HRI) << ",#" << L << ",#" in findRecordInsertForms() 1523 dbgs() << printReg(VR, HRI) << " -> " << Pos << "\n"; in runOnMachineFunction()
|
| H A D | HexagonGenPredicate.cpp | 80 return OS << printReg(PR.Reg.R, &PR.TRI, PR.Reg.S); in operator <<() 226 LLVM_DEBUG(dbgs() << __func__ << ": " << printReg(Reg.R, TRI, Reg.S) << "\n"); in processPredicateGPR() 231 LLVM_DEBUG(dbgs() << "Dead reg: " << printReg(Reg.R, TRI, Reg.S) << '\n'); in processPredicateGPR()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARC/ |
| H A D | ARCRegisterInfo.cpp | 69 LLVM_DEBUG(dbgs() << "Scavenged register " << printReg(BaseReg, TRI) in replaceFrameIndex() 70 << " for FrameReg=" << printReg(FrameReg, TRI) in replaceFrameIndex()
|