| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyInstrAtomics.td | 148 // i64 (and (i64 (anyext (i32 (atomic_load_8)))), 255) 162 // match bare subword loads (for 32-bit results) and anyext loads (for 64-bit 166 PatFrag<(ops node:$addr), (anyext (i32 (atomic_load_8 node:$addr)))>; 168 PatFrag<(ops node:$addr), (anyext (i32 (atomic_load_16 node:$addr)))>; 381 // load patterns above. We match subword RMWs (for 32-bit) and anyext RMWs (for 389 (anyext (i32 (kind node:$addr, (i32 (trunc (i64 node:$val))))))>; 493 // additional nodes such as anyext or assertzext depending on operand types. 511 // We match subword RMWs (for 32-bit) and anyext RMWs (for 64-bit) and select a 520 (anyext (i32 (assertzext (i32
|
| H A D | WebAssemblyInstrConv.td | 54 def : Pat<(i64 (anyext I32:$src)), (I64_EXTEND_U_I32 I32:$src)>;
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/Support/ |
| H A D | KnownBits.h | 158 KnownBits anyext(unsigned BitWidth) const { in anyext() function 179 return anyext(BitWidth); in anyextOrTrunc()
|
| H A D | TargetOpcodes.def | 53 /// anyext operations on target architectures which support it. 355 /// Generic load (including anyext load) 364 /// Generic indexed load (including anyext load)
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/M68k/ |
| H A D | M68kInstrData.td | 598 // i16 <- anyext i8 599 def: Pat<(i16 (anyext i8:$src)), 608 // i32 <- anyext i8 609 def: Pat<(i32 (anyext i8:$src)), (MOVZXd32d8 MxDRD8:$src)>; 614 // i32 <- anyext i16 615 def: Pat<(i32 (anyext i16:$src)), (MOVZXd32d16 MxDRD16:$src)>;
|
| H A D | M68kInstrControl.td | 357 def : Pat<(i16 (anyext (i8 (MxSetCC_C MxCONDcs, CCR)))), (SETCS_C16d)>; 358 def : Pat<(i32 (anyext (i8 (MxSetCC_C MxCONDcs, CCR)))), (SETCS_C32d)>;
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonPatterns.td | 3068 /*anyext*/ L4_add_memopb_io>; 3074 /*anyext*/ L4_add_memoph_io>; 3083 /*anyext*/ L4_sub_memopb_io>; 3089 /*anyext*/ L4_sub_memoph_io>; 3098 /*anyext*/ L4_and_memopb_io>; 3104 /*anyext*/ L4_and_memoph_io>; 3113 /*anyext*/ L4_or_memopb_io>; 3119 /*anyext*/ L4_or_memoph_io>; 3169 /*anyext*/ IdImm, L4_iadd_memopb_io>; 3175 /*anyext*/ IdImm, L4_iadd_memoph_io>; [all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrVSX.td | 4809 def : Pat<(i64 (anyext (i32 (vector_extract v8i16:$S, 0)))), 4811 def : Pat<(i64 (anyext (i32 (vector_extract v8i16:$S, 1)))), 4813 def : Pat<(i64 (anyext (i32 (vector_extract v8i16:$S, 2)))), 4815 def : Pat<(i64 (anyext (i32 (vector_extract v8i16:$S, 3)))), 4817 def : Pat<(i64 (anyext (i32 (vector_extract v8i16:$S, 4)))), 4819 def : Pat<(i64 (anyext (i32 (vector_extract v8i16:$S, 5)))), 4821 def : Pat<(i64 (anyext (i32 (vector_extract v8i16:$S, 6)))), 4823 def : Pat<(i64 (anyext (i32 (vector_extract v8i16:$S, 7)))), 4945 def : Pat<(i64 (anyext (i32 (vector_extract v8i16:$S, 0)))), 4947 def : Pat<(i64 (anyext (i32 (vector_extract v8i16:$S, 1)))), [all …]
|
| H A D | PPCInstrInfo.td | 3494 def : Pat<(i32 (anyext i1:$in)), 3496 def : Pat<(i64 (anyext i1:$in)), 3603 def : Pat<(i32 (anyext pattern)), 3606 def : Pat<(i64 (anyext pattern)), 3627 def : Pat<(i32 (anyext (i1 (pfrag i32:$s1, cc)))), 3629 def : Pat<(i64 (anyext (i1 (pfrag i64:$s1, cc)))), 3631 def : Pat<(i64 (anyext (i1 (pfrag i32:$s1, cc)))), 3633 def : Pat<(i32 (anyext (i1 (pfrag i64:$s1, cc)))), 3733 def : Pat<(i32 (anyext (i1 (pfrag i32:$s1, i32:$sa, cc)))), 3735 def : Pat<(i64 (anyext (i1 (pfrag i64:$s1, i32:$sa, cc)))), [all …]
|
| H A D | PPCInstrP10.td | 1948 def : Pat<(i32 (anyext pattern)), 1950 def : Pat<(i64 (anyext pattern)), 2008 def : Pat<(i32 (anyext i1:$in)), 2010 def : Pat<(i64 (anyext i1:$in)),
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstrCompiler.td | 1400 // anyext. Define these to do an explicit zero-extend to 1402 def : Pat<(i16 (anyext GR8 :$src)), (EXTRACT_SUBREG 1404 def : Pat<(i32 (anyext GR8 :$src)), (MOVZX32rr8 GR8 :$src)>; 1407 def : Pat<(i32 (anyext GR16:$src)), 1410 def : Pat<(i64 (anyext GR8 :$src)), 1412 def : Pat<(i64 (anyext GR16:$src)), 1414 def : Pat<(i64 (anyext GR32:$src)), 1423 def : Pat<(i64 (and (anyext def32:$src), 0x00000000FFFFFFFF)), 1697 def : Pat<(i8 (trunc (srl_su (i32 (anyext GR16:$src)), (i8 8)))), 1709 def : Pat<(i32 (anyext (srl_su GR16:$src, (i8 8)))), [all …]
|
| H A D | X86InstrFragments.td | 487 // It's always safe to treat a anyext i16 load as a i32 load if the i16 is 652 // If this is an anyext of the remainder of an 8-bit sdivrem, use a MOVSX 656 def anyext_sdiv : PatFrag<(ops node:$lhs), (anyext node:$lhs),[{
|
| H A D | X86InstrMMX.td | 533 (i32 (anyext (loadi16 addr:$src2))),
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VEInstrInfo.td | 1717 def : Pat<(i64 (anyext i32:$sy)), (i2l $sy)>; 1806 def : Pat<(i64 (sext_inreg (i64 (anyext (from ADDRrri:$addr))), TY)), 1808 def : Pat<(i64 (sext_inreg (i64 (anyext (from ADDRrii:$addr))), TY)), 1810 def : Pat<(i64 (sext_inreg (i64 (anyext (from ADDRzri:$addr))), TY)), 1812 def : Pat<(i64 (sext_inreg (i64 (anyext (from ADDRzii:$addr))), TY)), 1836 def : Pat<(i64 (and (anyext (from ADDRrri:$addr)), VAL)), 1838 def : Pat<(i64 (and (anyext (from ADDRrii:$addr)), VAL)), 1840 def : Pat<(i64 (and (anyext (from ADDRzri:$addr)), VAL)), 1842 def : Pat<(i64 (and (anyext (from ADDRzii:$addr)), VAL)),
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| H A D | SparcInstr64Bit.td | 20 // This give us free trunc and anyext. 21 def : Pat<(i64 (anyext i32:$val)), (COPY_TO_REGCLASS $val, I64Regs)>;
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | FunctionLoweringInfo.cpp | 413 LOI->Known = LOI->Known.anyext(BitWidth); in GetLiveOutRegInfo()
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/Target/GlobalISel/ |
| H A D | SelectionDAGCompat.td | 49 def : GINodeEquiv<G_ANYEXT, anyext>;
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZInstrVector.td | 1553 def : Pat<(i128 (or (zext GR64:$x), (shl (anyext GR64:$y), (i32 64)))), 1558 def : Pat<(i128 (anyext GR32:$x)), (VLVGP32 GR32:$x, GR32:$x)>; 1559 def : Pat<(i128 (anyext GR64:$x)), (VLVGP GR64:$x, GR64:$x)>; 1612 def : Pat<(i128 (zext8 (anyext GR32:$x))), 1614 def : Pat<(i128 (zext16 (anyext GR32:$x))), 1648 def : Pat<(i128 (sext_inreg (anyext GR32:$x), i8)), 1653 def : Pat<(i128 (sext_inreg (anyext GR32:$x), i16)),
|
| H A D | SystemZOperators.td | 529 def sext8dbl : PatFrag<(ops node:$src), (sext8 (anyext node:$src))>; 530 def sext16dbl : PatFrag<(ops node:$src), (sext16 (anyext node:$src))>;
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | GISelKnownBits.cpp | 403 Known = Known.anyext(BitWidth); in computeKnownBitsImpl()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXInstrInfo.td | 3360 // anyext i1 3361 def : Pat<(i16 (anyext Int1Regs:$a)), 3363 def : Pat<(i32 (anyext Int1Regs:$a)), 3365 def : Pat<(i64 (anyext Int1Regs:$a)), 3380 // anyext i16 3381 def : Pat<(i32 (anyext Int16Regs:$a)), 3383 def : Pat<(i64 (anyext Int16Regs:$a)), 3394 // anyext i32 3395 def : Pat<(i64 (anyext Int32Regs:$a)),
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfoVSDPatterns.td | 983 defm : VPatExtendSDNode_V<[zext, anyext], "PseudoVZEXT", "VF2", 987 defm : VPatExtendSDNode_V<[zext, anyext], "PseudoVZEXT", "VF4", 991 defm : VPatExtendSDNode_V<[zext, anyext], "PseudoVZEXT", "VF8",
|
| H A D | RISCVInstrInfoZb.td | 862 def : Pat<(and (anyext (or (shl GPR:$rs2, (XLenVT 8)), 899 def : Pat<(i64 (and (anyext (i32 (shiftop<srl> GPR:$rs1, (XLenVT GPR:$rs2)))), 1)),
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/BPF/ |
| H A D | BPFInstrInfo.td | 1056 // For i32 -> i64 anyext, we don't care about the high bits. 1057 def : Pat<(i64 (anyext GPR32:$src)),
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/MSP430/ |
| H A D | MSP430InstrInfo.td | 960 // anyext 961 def : Pat<(i16 (anyext GR8:$src)),
|