Home
last modified time | relevance | path

Searched refs:VR128 (Results 1 – 25 of 25) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstrXOP.td172 (ins VR128:$src1, VR128:$src2, VR128:$src3),
219 (VPMACSWWrr VR128:$src1, VR128:$src2, VR128:$src3)>;
222 (VPMACSDDrr VR128:$src1, VR128:$src2, VR128:$src3)>;
226 (VPMACSDQHrr VR128:$src1, VR128:$src2, VR128:$src3)>;
229 (VPMACSDQLrr VR128:$src1, VR128:$src2, VR128:$src3)>;
232 (VPMADCSWDrr VR128:$src1, VR128:$src2, VR128:$src3)>;
285 (ins VR128:$src1, VR128:$src2, VR128:$src3),
316 (ins VR128:$src1, VR128:$src2, VR128:$src3),
377 (VPCMOVrrr VR128:$src1, VR128:$src2, VR128:$src3)>;
380 (VPCMOVrrr VR128:$src1, VR128:$src2, VR128:$src3)>;
[all …]
H A DX86InstrSSE.td200 [(set VR128:$dst, (vt (OpNode VR128:$src1, VR128:$src2)))], d>,
238 VR128:$dst, VR128:$src1, VR128:$src2), 0>;
4776 [(set VR128:$dst, (IntId128 VR128:$src1, VR128:$src2))]>,
6342 (VBLENDVPSrr VR128:$src2, VR128:$src1, VR128:$mask)>;
6345 (VBLENDVPDrr VR128:$src2, VR128:$src1, VR128:$mask)>;
7366 (ins VR128:$src1, VR128:$src2, VR128:$src3),
7413 (VPDPWSSDrr VR128:$src1, VR128:$src2, VR128:$src3)>;
8194 (ins VR128:$src1, VR128:$src2, VR128:$src3),
8375 (ins VR128:$src1, VR128:$src2, VR128:$src3),
8440 (ins VR128:$src1, VR128:$src2, VR128:$src3),
[all …]
H A DX86InstrVecCompiler.td431 def : Pat<(f128 (X86fand VR128:$src1, VR128:$src2)),
432 (ANDPSrr VR128:$src1, VR128:$src2)>;
437 def : Pat<(f128 (X86for VR128:$src1, VR128:$src2)),
438 (ORPSrr VR128:$src1, VR128:$src2)>;
443 def : Pat<(f128 (X86fxor VR128:$src1, VR128:$src2)),
444 (XORPSrr VR128:$src1, VR128:$src2)>;
452 def : Pat<(f128 (X86fand VR128:$src1, VR128:$src2)),
453 (VANDPSrr VR128:$src1, VR128:$src2)>;
458 def : Pat<(f128 (X86for VR128:$src1, VR128:$src2)),
459 (VORPSrr VR128:$src1, VR128:$src2)>;
[all …]
H A DX86InstrKL.td20 def LOADIWKEY : I<0xDC, MRMSrcReg, (outs), (ins VR128:$src1, VR128:$src2),
22 [(int_x86_loadiwkey XMM0, VR128:$src1, VR128:$src2, EAX)]>, T8, XS;
37 def AESENC128KL : I<0xDC, MRMSrcMem, (outs VR128:$dst), (ins VR128:$src1, opaquemem:$src2),
39 [(set VR128:$dst, EFLAGS,
40 (X86aesenc128kl VR128:$src1, addr:$src2))]>, T8, XS;
42 def AESDEC128KL : I<0xDD, MRMSrcMem, (outs VR128:$dst), (ins VR128:$src1, opaquemem:$src2),
44 [(set VR128:$dst, EFLAGS,
47 def AESENC256KL : I<0xDE, MRMSrcMem, (outs VR128:$dst), (ins VR128:$src1, opaquemem:$src2),
49 [(set VR128:$dst, EFLAGS,
52 def AESDEC256KL : I<0xDF, MRMSrcMem, (outs VR128:$dst), (ins VR128:$src1, opaquemem:$src2),
[all …]
H A DX86InstrFMA.td341 VR128:$src1, (VT (COPY_TO_REGCLASS RC:$src2, VR128)),
434 (ins VR128:$src1, VR128:$src2, VR128:$src3),
440 (ins VR128:$src1, VR128:$src2, memop:$src3),
447 (ins VR128:$src1, memop:$src2, VR128:$src3),
458 (ins VR128:$src1, VR128:$src2, VR128:$src3),
472 (ins VR128:$src1, VR128:$src2, VR128:$src3),
476 (OpVT128 (OpNode VR128:$src1, VR128:$src2, VR128:$src3)))]>,
479 (ins VR128:$src1, VR128:$src2, f128mem:$src3),
482 [(set VR128:$dst, (OpNode VR128:$src1, VR128:$src2,
486 (ins VR128:$src1, f128mem:$src2, VR128:$src3),
[all …]
H A DX86InstrMMX.td236 (x86mmx (MMX_X86movdq2q VR128:$src)))]>;
238 def MMX_MOVQ2DQrr : MMXS2SIi8<0xD6, MRMSrcReg, (outs VR128:$dst),
240 [(set VR128:$dst,
504 defm MMX_CVTPI2PS : sse12_cvt_pint_3addr<0x2A, VR64, VR128,
567 (bc_v2i64 (v4i32 (X86cvtp2Int (v4f32 VR128:$src)))))),
568 (MMX_CVTPS2PIrr VR128:$src)>;
570 (bc_v2i64 (v4i32 (X86cvttp2si (v4f32 VR128:$src)))))),
571 (MMX_CVTTPS2PIrr VR128:$src)>;
573 (bc_v2i64 (v4i32 (X86cvtp2Int (v2f64 VR128:$src)))))),
574 (MMX_CVTPD2PIrr VR128:$src)>;
[all …]
H A DX86InstrCompiler.td603 def : Pat<(f128 (X86cmov VR128:$t, VR128:$f, timm:$cond, EFLAGS)),
604 (CMOV_VR128 VR128:$t, VR128:$f, timm:$cond)>;
607 def : Pat<(v16i8 (X86cmov VR128:$t, VR128:$f, timm:$cond, EFLAGS)),
608 (CMOV_VR128 VR128:$t, VR128:$f, timm:$cond)>;
609 def : Pat<(v8i16 (X86cmov VR128:$t, VR128:$f, timm:$cond, EFLAGS)),
610 (CMOV_VR128 VR128:$t, VR128:$f, timm:$cond)>;
611 def : Pat<(v4i32 (X86cmov VR128:$t, VR128:$f, timm:$cond, EFLAGS)),
612 (CMOV_VR128 VR128:$t, VR128:$f, timm:$cond)>;
613 def : Pat<(v4f32 (X86cmov VR128:$t, VR128:$f, timm:$cond, EFLAGS)),
614 (CMOV_VR128 VR128:$t, VR128:$f, timm:$cond)>;
[all …]
H A DX86GenRegisterBankInfo.def24 // VR128/256/512
H A DX86InstrOperands.td100 def vx64mem : X86VMemOperand<VR128, "printqwordmem", X86Mem64_RC128Operand, 64>;
101 def vx128mem : X86VMemOperand<VR128, "printxmmwordmem", X86Mem128_RC128Operand, 128>;
102 def vx256mem : X86VMemOperand<VR128, "printymmwordmem", X86Mem256_RC128Operand, 256>;
H A DX86InstrAsmAlias.td696 (SHA256RNDS2rr VR128:$dst, VR128:$src2), 0>;
698 (SHA256RNDS2rm VR128:$dst, i128mem:$src2), 0>;
701 (SHA256RNDS2rm_EVEX VR128:$dst, i128mem:$src2), 0>;
H A DX86FastISel.cpp2224 const TargetRegisterClass *VR128 = &X86::VR128RegClass; in X86FastEmitSSESelect() local
2238 Register VBlendReg = fastEmitInst_rrr(BlendOpcode, VR128, RHSReg, LHSReg, in X86FastEmitSSESelect()
2257 const TargetRegisterClass *VR128 = &X86::VR128RegClass; in X86FastEmitSSESelect() local
2259 Register AndReg = fastEmitInst_rr(Opc[1], VR128, CmpReg, LHSReg); in X86FastEmitSSESelect()
2260 Register AndNReg = fastEmitInst_rr(Opc[2], VR128, CmpReg, RHSReg); in X86FastEmitSSESelect()
2261 Register OrReg = fastEmitInst_rr(Opc[3], VR128, AndNReg, AndReg); in X86FastEmitSSESelect()
H A DX86RegisterInfo.td768 // Generic vector registers: VR64 and VR128.
771 def VR128 : RegisterClass<"X86", [v4f32, v2f64, v8f16, v8bf16, v16i8, v8i16, v4i32, v2i64, f128],
805 // Extended VR128 and VR256 for AVX-512 instructions
H A DX86ScheduleBtVer2.td63 def JFpuPRF: RegisterFile<72, [VR64, VR128, VR256], [1, 1, 2], [1, 1, 0],
H A DX86ScheduleBdVer2.td115 def PdFpuPRF : RegisterFile<160, [VR64, VR128, VR256], [1, 1, 2]>;
H A DX86ScheduleZnver1.td112 def ZnFpuPRF: RegisterFile<160, [VR64, VR128, VR256], [1, 1, 2]>;
H A DX86ScheduleZnver2.td113 def Zn2FpuPRF: RegisterFile<160, [VR64, VR128, VR256], [1, 1, 2]>;
H A DX86ScheduleZnver3.td339 def Zn3FpPRF : RegisterFile<160, [VR64, VR128, VR256], [1, 1, 1], [0, 1, 1],
H A DX86ScheduleZnver4.td339 def Zn4FpPRF : RegisterFile<192, [VR64, VR128, VR256, VR512], [1, 1, 1, 1], [0, 1, 1],
H A DX86InstrAVX512.td11445 def : Pat<(X86pinsrb VR128:$src1,
11448 (VPINSRBrr VR128:$src1, (i32 (COPY_TO_REGCLASS VK8:$src2, GR32)),
11453 def : Pat<(X86pinsrb VR128:$src1, (i32 (anyext (i8 GR8:$src2))), timm:$src3),
11454 (VPINSRBZrr VR128:$src1, (INSERT_SUBREG (i32 (IMPLICIT_DEF)),
11456 def : Pat<(X86pinsrb VR128:$src1,
11459 (VPINSRBZrr VR128:$src1, (i32 (COPY_TO_REGCLASS VK8:$src2, GR32)),
11466 …tore f16:$src, addr:$dst), (VPEXTRWZmr addr:$dst, (v8i16 (COPY_TO_REGCLASS FR16:$src, VR128)), 0)>;
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZInstrVector.td455 def : Pat<(type (vselect (inttype VR128:$x), VR128:$y, VR128:$z)),
456 (VSEL VR128:$y, VR128:$z, VR128:$x)>;
458 (VSEL VR128:$z, VR128:$y, VR128:$x)>;
870 def : Pat<(type (and VR128:$x, VR128:$y)), (VN VR128:$x, VR128:$y)>;
872 (VNC VR128:$x, VR128:$y)>;
873 def : Pat<(type (or VR128:$x, VR128:$y)), (VO VR128:$x, VR128:$y)>;
874 def : Pat<(type (xor VR128:$x, VR128:$y)), (VX VR128:$x, VR128:$y)>;
877 (VSEL VR128:$x, VR128:$y, VR128:$z)>;
880 def : Pat<(type (not_op VR128:$x)), (VNO VR128:$x, VR128:$x)>;
940 def : Pat<(type (vselect (cmph VR128:$x, VR128:$y), VR128:$x, VR128:$y)),
[all …]
H A DSystemZRegisterInfo.td253 class VR128<bits<16> num, string n, FPR64 high>
287 defm VR128 : SystemZRegClass<"VR128",
305 def v128b : TypedReg<v16i8, VR128>;
306 def v128h : TypedReg<v8i16, VR128>;
307 def v128f : TypedReg<v4i32, VR128>;
308 def v128g : TypedReg<v2i64, VR128>;
309 def v128q : TypedReg<i128, VR128>;
310 def v128sb : TypedReg<v4f32, VR128>;
311 def v128db : TypedReg<v2f64, VR128>;
312 def v128xb : TypedReg<f128, VR128>;
[all …]
H A DSystemZInstrFormats.td3886 : InstVRRb<opcode, (outs VR128:$V1), (ins VR128:$V2, VR128:$V3, imm32zx4:$M5),
3943 (!cast<Instruction>(NAME) VR128:$V1, VR128:$V2, VR128:$V3,
4667 (!cast<Instruction>(NAME) VR128:$V1, VR128:$V2, VR128:$V3,
4716 (ins VR128:$V2, VR128:$V3, VR128:$V4, imm32zx4:$M5),
4741 (ins VR128:$V2, VR128:$V3, VR128:$V4,
4745 (!cast<Instruction>(NAME) VR128:$V1, VR128:$V2, VR128:$V3,
4766 (ins VR128:$V2, VR128:$V3, VR128:$V4, imm32zx4:$M5, imm32zx4:$M6),
4842 (ins VR128:$V1src, VR128:$V2, VR128:$V3,
4851 (ins VR128:$V2, VR128:$V3,
4878 (ins VR128:$V2, VR128:$V3, VR128:$V4, imm32zx4:$M5, imm32zx4:$M6),
[all …]
H A DSystemZInstrFP.td26 def SelectVR128 : SelectWrapper<f128, VR128>;
91 def : Pat<(fcopysign FP32:$src1, (f32 (fpround (f128 VR128:$src2)))),
92 (CPSDRsd FP32:$src1, (EXTRACT_SUBREG VR128:$src2, subreg_h64))>;
104 def : Pat<(fcopysign FP64:$src1, (f64 (fpround (f128 VR128:$src2)))),
105 (CPSDRdd FP64:$src1, (EXTRACT_SUBREG VR128:$src2, subreg_h64))>;
H A DSystemZInstrInfo.td2231 (ins imm64zx48:$enc, VR128:$V1, VR128:$V2,
2235 (ins imm64zx48:$enc, VR128:$V1, VR128:$V2,
2236 VR128:$V3, imm32zx4:$M4, imm32zx4:$M5,
2240 (ins imm64zx48:$enc, AnyReg:$R1, VR128:$V3,
2244 (ins imm64zx48:$enc, VR128:$V1,
2248 (ins imm64zx48:$enc, VR128:$V1,
2252 (ins imm64zx48:$enc, VR128:$V1,
H A DSystemZOperands.td166 !cast<RegisterOperand>("VR128"))>;