Home
last modified time | relevance | path

Searched refs:SCIdx (Results 1 – 6 of 6) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/utils/TableGen/
H A DCodeGenSchedule.cpp905 InstrClassMap[Inst->TheDef] = SCIdx; in collectSchedClasses()
926 unsigned SCIdx = getSchedClassIdx(*Inst); in collectSchedClasses() local
927 if (!SCIdx) { in collectSchedClasses()
934 CodeGenSchedClass &SC = getSchedClass(SCIdx); in collectSchedClasses()
1079 unsigned SCIdx = Pos->second; in createInstRWClass() local
1080 ClassInstrs[SCIdx].push_back(InstDef); in createInstRWClass()
1125 unsigned SCIdx = SchedClasses.size(); in createInstRWClass() local
1158 InstrClassMap[InstDef] = SCIdx; in createInstRWClass()
1296 if (InstrClassMap[*II] == SCIdx) in inferFromInstRWs()
2010 unsigned SCIdx = getSchedClassIdx(*Inst); in checkCompleteness() local
[all …]
H A DSubtargetEmitter.cpp1411 for (unsigned SCIdx = 1, SCEnd = SCTab.size(); SCIdx != SCEnd; ++SCIdx) { in EmitSchedClassTables() local
1412 MCSchedClassDesc &MCDesc = SCTab[SCIdx]; in EmitSchedClassTables()
1413 const CodeGenSchedClass &SchedClass = SchedModels.getSchedClass(SCIdx); in EmitSchedClassTables()
1427 << "}, // #" << SCIdx << '\n'; in EmitSchedClassTables()
H A DCodeGenSchedule.h628 void inferFromInstRWs(unsigned SCIdx);
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64StorePairSuppress.cpp86 unsigned SCIdx = TII->get(AArch64::STPDi).getSchedClass(); in shouldAddSTPToBlock() local
88 SchedModel.getMCSchedModel()->getSchedClassDesc(SCIdx); in shouldAddSTPToBlock()
H A DAArch64SIMDInstrOpt.cpp229 unsigned SCIdx = InstDesc->getSchedClass(); in shouldReplaceInst() local
231 SchedModel.getMCSchedModel()->getSchedClassDesc(SCIdx); in shouldReplaceInst()
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetSchedule.cpp246 unsigned SCIdx = TII->get(Opcode).getSchedClass(); in computeInstrLatency() local
247 return capLatency(SchedModel.computeInstrLatency(*STI, SCIdx)); in computeInstrLatency()