Home
last modified time | relevance | path

Searched refs:RISCVTargetLowering (Results 1 – 10 of 10) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/GISel/
H A DRISCVCallLowering.h24 class RISCVTargetLowering; variable
29 RISCVCallLowering(const RISCVTargetLowering &TLI);
H A DRISCVCallLowering.cpp32 RISCVTargetLowering::RISCVCCAssignFn *RISCVAssignFn;
39 RISCVTargetLowering::RISCVCCAssignFn *RISCVAssignFn_, bool IsRet) in RISCVOutgoingValueAssigner()
170 RISCVTargetLowering::RISCVCCAssignFn *RISCVAssignFn;
177 RISCVTargetLowering::RISCVCCAssignFn *RISCVAssignFn_, bool IsRet) in RISCVIncomingValueAssigner()
305 RISCVCallLowering::RISCVCallLowering(const RISCVTargetLowering &TLI) in RISCVCallLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp82 RISCVTargetLowering::RISCVTargetLowering(const TargetMachine &TM, in RISCVTargetLowering() function in RISCVTargetLowering
1900 bool RISCVTargetLowering::
1999 bool RISCVTargetLowering::shouldSinkOperands( in shouldSinkOperands()
2060 bool RISCVTargetLowering::isOffsetFoldingLegal( in isOffsetFoldingLegal()
2649 RISCVTargetLowering::computeVLMAXBounds(MVT VecVT, in computeVLMAXBounds()
17677 void RISCVTargetLowering::analyzeInputArgs( in analyzeInputArgs()
17709 void RISCVTargetLowering::analyzeOutputArgs( in analyzeOutputArgs()
18613 bool RISCVTargetLowering::CanLowerReturn( in CanLowerReturn()
18737 void RISCVTargetLowering::validateCCReservedRegs( in validateCCReservedRegs()
19025 RISCVTargetLowering::ConstraintType
[all …]
H A DRISCVISelDAGToDAG.cpp346 RISCVII::VLMUL LMUL = RISCVTargetLowering::getLMUL(VT); in selectVLSEG()
386 RISCVII::VLMUL LMUL = RISCVTargetLowering::getLMUL(VT); in selectVLSEGFF()
428 RISCVII::VLMUL LMUL = RISCVTargetLowering::getLMUL(VT); in selectVLXSEG()
483 RISCVII::VLMUL LMUL = RISCVTargetLowering::getLMUL(VT); in selectVSSEG()
513 RISCVII::VLMUL LMUL = RISCVTargetLowering::getLMUL(VT); in selectVSXSEG()
1446 switch (RISCVTargetLowering::getLMUL(Src1VT)) { in Select()
1506 switch (RISCVTargetLowering::getLMUL(Src1VT)) { in Select()
1526 switch (RISCVTargetLowering::getLMUL(VT)) { in Select()
1730 RISCVII::VLMUL LMUL = RISCVTargetLowering::getLMUL(VT); in Select()
2144 RISCVII::VLMUL LMUL = RISCVTargetLowering::getLMUL(VT); in Select()
[all …]
H A DRISCVSubtarget.h88 RISCVTargetLowering TLInfo;
116 const RISCVTargetLowering *getTargetLowering() const override { in getTargetLowering()
H A DRISCVISelLowering.h431 class RISCVTargetLowering : public TargetLowering {
435 explicit RISCVTargetLowering(const TargetMachine &TM,
840 const RISCVTargetLowering &TLI,
986 bool IsRet, Type *OrigTy, const RISCVTargetLowering &TLI,
992 bool IsRet, Type *OrigTy, const RISCVTargetLowering &TLI,
H A DRISCVTargetTransformInfo.h36 const RISCVTargetLowering *TLI;
39 const RISCVTargetLowering *getTLI() const { return TLI; } in getTLI()
H A DRISCVGatherScatterLowering.cpp38 const RISCVTargetLowering *TLI = nullptr;
H A DRISCVInstrInfoA.td104 // RISCVTargetLowering::{emitLeadingFence,emitTrailingFence}.
H A DRISCVTargetTransformInfo.cpp921 return RISCVTargetLowering::computeVLMAX(VectorBits, EltSize, MinSize); in getEstimatedVLFor()