Home
last modified time | relevance | path

Searched refs:OutMI (Results 1 – 25 of 45) sorted by relevance

12

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsMCInstLower.cpp215 OutMI.setOpcode(Mips::LUi); in lowerLongBranchLUi()
218 OutMI.addOperand(LowerOperand(MI->getOperand(0))); in lowerLongBranchLUi()
243 OutMI.addOperand(MCOperand::createExpr(MipsExpr)); in lowerLongBranchLUi()
253 OutMI.setOpcode(Opcode); in lowerLongBranchADDiu()
277 OutMI.addOperand(LowerOperand(MO)); in lowerLongBranchADDiu()
301 lowerLongBranchLUi(MI, OutMI); in lowerLongBranch()
305 lowerLongBranchADDiu(MI, OutMI, Mips::ADDiu); in lowerLongBranch()
309 lowerLongBranchADDiu(MI, OutMI, Mips::DADDiu); in lowerLongBranch()
315 if (lowerLongBranch(MI, OutMI)) in Lower()
318 OutMI.setOpcode(MI->getOpcode()); in Lower()
[all …]
H A DMipsMCInstLower.h37 void Lower(const MachineInstr *MI, MCInst &OutMI) const;
45 void lowerLongBranchLUi(const MachineInstr *MI, MCInst &OutMI) const;
46 void lowerLongBranchADDiu(const MachineInstr *MI, MCInst &OutMI,
48 bool lowerLongBranch(const MachineInstr *MI, MCInst &OutMI) const;
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyMCInstLower.cpp43 static void removeRegisterOperands(const MachineInstr *MI, MCInst &OutMI);
168 MCInst &OutMI) const { in lower()
169 OutMI.setOpcode(MI->getOpcode()); in lower()
264 OutMI.addOperand(MCOp); in lower()
268 removeRegisterOperands(MI, OutMI); in lower()
270 OutMI.insert(OutMI.begin(), MCOperand::createImm(MI->getNumExplicitDefs())); in lower()
291 auto RegOpcode = OutMI.getOpcode(); in removeRegisterOperands()
294 OutMI.setOpcode(StackOpcode); in removeRegisterOperands()
297 for (auto I = OutMI.getNumOperands(); I; --I) { in removeRegisterOperands()
298 auto &MO = OutMI.getOperand(I - 1); in removeRegisterOperands()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600MCInstLower.cpp30 void lower(const MachineInstr *MI, MCInst &OutMI) const;
38 void R600MCInstLower::lower(const MachineInstr *MI, MCInst &OutMI) const { in lower()
39 OutMI.setOpcode(MI->getOpcode()); in lower()
43 OutMI.addOperand(MCOp); in lower()
H A DAMDGPUMCInstLower.cpp118 void AMDGPUMCInstLower::lower(const MachineInstr *MI, MCInst &OutMI) const { in lower()
130 OutMI.setOpcode(TII->pseudoToMCOpcode(AMDGPU::S_SWAPPC_B64)); in lower()
134 OutMI.addOperand(Dest); in lower()
135 OutMI.addOperand(Src); in lower()
150 OutMI.setOpcode(MCOpcode); in lower()
155 OutMI.addOperand(MCOp); in lower()
159 if (FIIdx >= (int)OutMI.getNumOperands()) in lower()
160 OutMI.addOperand(MCOperand::createImm(0)); in lower()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64MCInstLower.cpp371 void AArch64MCInstLower::Lower(const MachineInstr *MI, MCInst &OutMI) const { in Lower()
372 OutMI.setOpcode(MI->getOpcode()); in Lower()
377 OutMI.addOperand(MCOp); in Lower()
380 switch (OutMI.getOpcode()) { in Lower()
382 OutMI = MCInst(); in Lower()
383 OutMI.setOpcode(AArch64::RET); in Lower()
384 OutMI.addOperand(MCOperand::createReg(AArch64::LR)); in Lower()
387 OutMI = MCInst(); in Lower()
388 OutMI.setOpcode(AArch64::RET); in Lower()
389 OutMI.addOperand(MCOperand::createReg(AArch64::LR)); in Lower()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86MCInstLower.cpp407 X86::optimizeMOVSX(OutMI) || X86::optimizeINCDEC(OutMI, In64BitMode) || in Lower()
413 switch (OutMI.getOpcode()) { in Lower()
430 switch (OutMI.getOpcode()) { in Lower()
437 OutMI.setOpcode(NewOpc); in Lower()
440 OutMI.insert(OutMI.begin(), MCOperand::createReg(DestReg)); in Lower()
453 OutMI = MCInst(); in Lower()
459 OutMI = MCInst(); in Lower()
467 OutMI = MCInst(); in Lower()
480 OutMI.setOpcode(convertTailJumpOpcode(OutMI.getOpcode())); in Lower()
485 OutMI.setOpcode(convertTailJumpOpcode(OutMI.getOpcode())); in Lower()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kMCInstLower.cpp160 void M68kMCInstLower::Lower(const MachineInstr *MI, MCInst &OutMI) const { in Lower()
162 OutMI.setOpcode(Opcode); in Lower()
169 OutMI.addOperand(MCOp.value()); in Lower()
174 assert(OutMI.getNumOperands() == 1 && "Unexpected number of operands"); in Lower()
183 OutMI.setOpcode(Opcode); in Lower()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFMCInstLower.cpp47 void BPFMCInstLower::Lower(const MachineInstr *MI, MCInst &OutMI) const { in Lower()
48 OutMI.setOpcode(MI->getOpcode()); in Lower()
79 OutMI.addOperand(MCOp); in Lower()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SPIRV/
H A DSPIRVMCInstLower.cpp23 void SPIRVMCInstLower::lower(const MachineInstr *MI, MCInst &OutMI, in lower() argument
25 OutMI.setOpcode(MI->getOpcode()); in lower()
61 OutMI.addOperand(MCOp); in lower()
H A DSPIRVMCInstLower.h24 void lower(const MachineInstr *MI, MCInst &OutMI,
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcMCInstLower.cpp94 MCInst &OutMI, in LowerSparcMachineInstrToMCInst() argument
98 OutMI.setOpcode(MI->getOpcode()); in LowerSparcMachineInstrToMCInst()
104 OutMI.addOperand(MCOp); in LowerSparcMachineInstrToMCInst()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVAsmPrinter.cpp107 bool lowerToMCInst(const MachineInstr *MI, MCInst &OutMI);
878 MCInst &OutMI) { in lowerRISCVVMachineInstrToMCInst() argument
884 OutMI.setOpcode(RVV->BaseInstr); in lowerRISCVVMachineInstrToMCInst()
972 OutMI.addOperand(MCOp); in lowerRISCVVMachineInstrToMCInst()
977 const MCInstrDesc &OutMCID = TII->get(OutMI.getOpcode()); in lowerRISCVVMachineInstrToMCInst()
978 if (OutMI.getNumOperands() < OutMCID.getNumOperands()) { in lowerRISCVVMachineInstrToMCInst()
985 assert(OutMI.getNumOperands() == OutMCID.getNumOperands()); in lowerRISCVVMachineInstrToMCInst()
990 if (lowerRISCVVMachineInstrToMCInst(MI, OutMI)) in lowerToMCInst()
993 OutMI.setOpcode(MI->getOpcode()); in lowerToMCInst()
998 OutMI.addOperand(MCOp); in lowerToMCInst()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/VE/
H A DVEMCInstLower.cpp77 void llvm::LowerVEMachineInstrToMCInst(const MachineInstr *MI, MCInst &OutMI, in LowerVEMachineInstrToMCInst() argument
79 OutMI.setOpcode(MI->getOpcode()); in LowerVEMachineInstrToMCInst()
85 OutMI.addOperand(MCOp); in LowerVEMachineInstrToMCInst()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZMCInstLower.cpp94 void SystemZMCInstLower::lower(const MachineInstr *MI, MCInst &OutMI) const { in lower()
95 OutMI.setOpcode(MI->getOpcode()); in lower()
99 OutMI.addOperand(lowerOperand(MO)); in lower()
H A DSystemZMCInstLower.h31 void lower(const MachineInstr *MI, MCInst &OutMI) const;
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/XCore/
H A DXCoreMCInstLower.cpp103 void XCoreMCInstLower::Lower(const MachineInstr *MI, MCInst &OutMI) const { in Lower()
104 OutMI.setOpcode(MI->getOpcode()); in Lower()
110 OutMI.addOperand(MCOp); in Lower()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCMCInstLower.cpp104 void ARCMCInstLower::Lower(const MachineInstr *MI, MCInst &OutMI) const { in Lower()
105 OutMI.setOpcode(MI->getOpcode()); in Lower()
111 OutMI.addOperand(MCOp); in Lower()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/CSKY/
H A DCSKYMCInstLower.cpp27 void CSKYMCInstLower::Lower(const MachineInstr *MI, MCInst &OutMI) const { in Lower()
28 OutMI.setOpcode(MI->getOpcode()); in Lower()
33 OutMI.addOperand(MCOp); in Lower()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430MCInstLower.cpp115 void MSP430MCInstLower::Lower(const MachineInstr *MI, MCInst &OutMI) const { in Lower()
116 OutMI.setOpcode(MI->getOpcode()); in Lower()
155 OutMI.addOperand(MCOp); in Lower()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRMCInstLower.cpp69 MCInst &OutMI) const { in lowerInstruction()
71 OutMI.setOpcode(MI.getOpcode()); in lowerInstruction()
117 OutMI.addOperand(MCOp); in lowerInstruction()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiMCInstLower.cpp93 void LanaiMCInstLower::Lower(const MachineInstr *MI, MCInst &OutMI) const { in Lower()
94 OutMI.setOpcode(MI->getOpcode()); in Lower()
134 OutMI.addOperand(MCOp); in Lower()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchMCInstLower.cpp160 MCInst &OutMI, AsmPrinter &AP) { in lowerLoongArchMachineInstrToMCInst() argument
161 OutMI.setOpcode(MI->getOpcode()); in lowerLoongArchMachineInstrToMCInst()
166 OutMI.addOperand(MCOp); in lowerLoongArchMachineInstrToMCInst()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMMCInstLower.cpp139 void llvm::LowerARMMachineInstrToMCInst(const MachineInstr *MI, MCInst &OutMI, in LowerARMMachineInstrToMCInst() argument
141 OutMI.setOpcode(MI->getOpcode()); in LowerARMMachineInstrToMCInst()
179 OutMI.addOperand(MCOp); in LowerARMMachineInstrToMCInst()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCMCInstLower.cpp166 void llvm::LowerPPCMachineInstrToMCInst(const MachineInstr *MI, MCInst &OutMI, in LowerPPCMachineInstrToMCInst() argument
168 OutMI.setOpcode(MI->getOpcode()); in LowerPPCMachineInstrToMCInst()
173 OutMI.addOperand(MCOp); in LowerPPCMachineInstrToMCInst()

12