Home
last modified time | relevance | path

Searched refs:InstRWs (Results 1 – 7 of 7) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/utils/TableGen/
H A DCodeGenSchedule.cpp956 const RecVec &RWDefs = SchedClasses[SCIdx].InstRWs; in collectSchedClasses()
1090 const RecVec &RWDefs = SchedClasses[OldSCIdx].InstRWs; in createInstRWClass()
1120 SchedClasses[OldSCIdx].InstRWs.push_back(InstRWDef); in createInstRWClass()
1140 for (Record *OldRWDef : SchedClasses[OldSCIdx].InstRWs) { in createInstRWClass()
1153 SC.InstRWs.push_back(OldRWDef); in createInstRWClass()
1159 SC.InstRWs.push_back(InstRWDef); in createInstRWClass()
1254 if (!SchedClasses[Idx].InstRWs.empty()) in inferSchedClasses()
1292 Record *Rec = SchedClasses[SCIdx].InstRWs[I]; in inferFromInstRWs()
1914 for (Record *RW : SC.InstRWs) { in collectProcResources()
2029 const RecVec &InstRWs = SC.InstRWs; in checkCompleteness() local
[all …]
H A DCodeGenSchedule.h146 RecVec InstRWs; member
H A DSubtargetEmitter.cpp1075 if (!SC.InstRWs.empty()) { in GenSchedClassTables()
1079 for (Record *RW : SC.InstRWs) { in GenSchedClassTables()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64SchedA53.td202 // Subtarget-specific InstRWs.
H A DAArch64SchedA55.td259 // Subtarget-specific InstRWs.
H A DAArch64SchedA57.td68 // evolves, InstRWs will be used to override some of these SchedAliases.
H A DAArch64SchedA510.td241 // Subtarget-specific InstRWs.