Home
last modified time | relevance | path

Searched refs:FirstReg (Results 1 – 12 of 12) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DFunctionLoweringInfo.cpp379 Register FirstReg; in CreateRegs() local
386 if (!FirstReg) FirstReg = R; in CreateRegs()
389 return FirstReg; in CreateRegs()
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/
H A DAggressiveAntiDepBreaker.cpp491 unsigned FirstReg = 0; in ScanInstruction() local
497 if (FirstReg != 0) { in ScanInstruction()
499 State->UnionGroups(FirstReg, Reg); in ScanInstruction()
502 FirstReg = Reg; in ScanInstruction()
506 LLVM_DEBUG(dbgs() << "->g" << State->GetGroup(FirstReg) << '\n'); in ScanInstruction()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/AsmParser/
H A DMipsAsmParser.cpp3435 unsigned FirstReg = Inst.getOperand(0).getReg(); in expandLoadSingleImmToGPR() local
3452 unsigned FirstReg = Inst.getOperand(0).getReg(); in expandLoadSingleImmToFPR() local
3601 TOut.emitRRR(Mips::MTHC1_D32, FirstReg, FirstReg, TmpReg, IDLoc, STI); in expandLoadDoubleImmToFPR()
4429 FirstReg, SecondReg, IDLoc, STI); in expandTrunc()
4437 FirstReg, SecondReg, IDLoc, STI); in expandTrunc()
5355 unsigned SecondReg = nextReg(FirstReg); in expandLoadStoreDMacro()
5360 warnIfRegIndexIsAT(FirstReg, IDLoc); in expandLoadStoreDMacro()
5374 if (FirstReg != BaseReg || !IsLoad) { in expandLoadStoreDMacro()
5402 unsigned SecondReg = nextReg(FirstReg); in expandStoreDM1Macro()
5407 warnIfRegIndexIsAT(FirstReg, IDLoc); in expandStoreDM1Macro()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/
H A DAArch64InstPrinter.cpp1682 if (unsigned FirstReg = MRI.getSubReg(Reg, AArch64::dsub0)) in printVectorList() local
1683 Reg = FirstReg; in printVectorList()
1684 else if (unsigned FirstReg = MRI.getSubReg(Reg, AArch64::qsub0)) in printVectorList() local
1685 Reg = FirstReg; in printVectorList()
1686 else if (unsigned FirstReg = MRI.getSubReg(Reg, AArch64::zsub0)) in printVectorList() local
1687 Reg = FirstReg; in printVectorList()
1688 else if (unsigned FirstReg = MRI.getSubReg(Reg, AArch64::psub0)) in printVectorList() local
1689 Reg = FirstReg; in printVectorList()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMLoadStoreOptimizer.cpp2255 Register &FirstReg, Register &SecondReg, Register &BaseReg, int &Offset, in CanFormLdStDWord() argument
2311 FirstReg = Op0->getOperand(0).getReg(); in CanFormLdStDWord()
2313 if (FirstReg == SecondReg) in CanFormLdStDWord()
2414 Register FirstReg, SecondReg; in RescheduleOps() local
2422 FirstReg, SecondReg, BaseReg, in RescheduleOps()
2429 MRI->constrainRegClass(FirstReg, TRC); in RescheduleOps()
2435 .addReg(FirstReg, RegState::Define) in RescheduleOps()
2449 .addReg(FirstReg) in RescheduleOps()
2467 MRI->setRegAllocationHint(FirstReg, ARMRI::RegPairEven, SecondReg); in RescheduleOps()
2468 MRI->setRegAllocationHint(SecondReg, ARMRI::RegPairOdd, FirstReg); in RescheduleOps()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsISelLowering.cpp4358 unsigned NumRegs = LastReg - FirstReg; in copyByValRegs()
4390 unsigned ArgReg = ByValArgRegs[FirstReg + I]; in copyByValRegs()
4416 unsigned NumRegs = LastReg - FirstReg; in passByValArg()
4430 unsigned ArgReg = ArgRegs[FirstReg + I]; in passByValArg()
4479 unsigned ArgReg = ArgRegs[FirstReg + I]; in passByValArg()
4553 unsigned FirstReg = 0; in HandleByVal() local
4569 FirstReg = State->getFirstUnallocated(IntArgRegs); in HandleByVal()
4575 if ((Alignment > RegSizeInBytes) && (FirstReg % 2)) { in HandleByVal()
4576 State->AllocateReg(IntArgRegs[FirstReg], ShadowRegs[FirstReg]); in HandleByVal()
4577 ++FirstReg; in HandleByVal()
[all …]
H A DMipsISelLowering.h573 const Argument *FuncArg, unsigned FirstReg,
582 unsigned FirstReg, unsigned LastReg,
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/AsmParser/
H A DAArch64AsmParser.cpp4379 unsigned FirstReg, ElementWidth; in tryParseMatrixTileList() local
4380 auto ParseRes = ParseMatrixTile(FirstReg, ElementWidth); in tryParseMatrixTileList()
4388 unsigned PrevReg = FirstReg; in tryParseMatrixTileList()
4394 SeenRegs.insert(FirstReg); in tryParseMatrixTileList()
4469 MCRegister FirstReg; in tryParseVectorList() local
4480 int64_t PrevReg = FirstReg; in tryParseVectorList()
7791 MCRegister FirstReg; in tryParseGPRSeqPair() local
7792 ParseStatus Res = tryParseScalarRegister(FirstReg); in tryParseGPRSeqPair()
7802 bool isXReg = XRegClass.contains(FirstReg), in tryParseGPRSeqPair()
7803 isWReg = WRegClass.contains(FirstReg); in tryParseGPRSeqPair()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCInstrInfo.cpp1614 Register FirstReg = SwapOps ? FalseReg : TrueReg, in insertSelect() local
1620 if (MRI.getRegClass(FirstReg)->contains(PPC::R0) || in insertSelect()
1621 MRI.getRegClass(FirstReg)->contains(PPC::X0)) { in insertSelect()
1623 MRI.getRegClass(FirstReg)->contains(PPC::X0) ? in insertSelect()
1625 Register OldFirstReg = FirstReg; in insertSelect()
1626 FirstReg = MRI.createVirtualRegister(FirstRC); in insertSelect()
1627 BuildMI(MBB, MI, dl, get(TargetOpcode::COPY), FirstReg) in insertSelect()
1632 .addReg(FirstReg).addReg(SecondReg) in insertSelect()
H A DPPCISelLowering.cpp6926 const unsigned FirstReg = State.AllocateReg(PPC::R9); in CC_AIX() local
6928 assert(FirstReg && SecondReg && in CC_AIX()
6931 CCValAssign::getCustomReg(ValNo, ValVT, FirstReg, RegVT, LocInfo)); in CC_AIX()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64FrameLowering.cpp2806 unsigned FirstReg = 0; in computeCalleeSaveRegisterPairs() local
2814 FirstReg = Count - 1; in computeCalleeSaveRegisterPairs()
2820 for (unsigned i = FirstReg; i < Count; i += RegInc) { in computeCalleeSaveRegisterPairs()
2840 bool IsFirst = i == FirstReg; in computeCalleeSaveRegisterPairs()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/AsmParser/
H A DARMAsmParser.cpp4741 unsigned FirstReg = Reg; in parseVectorList() local
4749 FirstReg = Reg = getDRegFromQReg(Reg); in parseVectorList()
4876 FirstReg = MRI->getMatchingSuperReg(FirstReg, ARM::dsub_0, RC); in parseVectorList()
4880 Operands.push_back(Create(FirstReg, Count, (Spacing == 2), S, E)); in parseVectorList()
4884 Operands.push_back(ARMOperand::CreateVectorListIndexed(FirstReg, Count, in parseVectorList()