Home
last modified time | relevance | path

Searched refs:FMSUB (Results 1 – 14 of 14) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DMachineCombinerPattern.h176 FMSUB, enumerator
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVInstrInfo.cpp1821 : MachineCombinerPattern::FMSUB); in getFPFusedMultiplyPatterns()
1878 case MachineCombinerPattern::FMSUB: in getAddendOperandIdx()
1940 case MachineCombinerPattern::FMSUB: { in genAlternativeCodeSequence()
2666 case CASE_VFMA_SPLATS(FMSUB): in findCommutedOpIndices()
2698 case CASE_VFMA_OPCODE_LMULS_MF4(FMSUB, VV): in findCommutedOpIndices()
2831 case CASE_VFMA_SPLATS(FMSUB): in commuteInstructionImpl()
2856 CASE_VFMA_CHANGE_OPCODE_SPLATS(FMSAC, FMSUB) in commuteInstructionImpl()
2857 CASE_VFMA_CHANGE_OPCODE_SPLATS(FMSUB, FMSAC) in commuteInstructionImpl()
2863 CASE_VFMA_CHANGE_OPCODE_LMULS_MF4(FMSAC, FMSUB, VV) in commuteInstructionImpl()
2880 case CASE_VFMA_OPCODE_LMULS_MF4(FMSUB, VV): in commuteInstructionImpl()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/
H A DX86InstComments.cpp325 CASE_FMA4_PACKED_RR(FMSUB) in printFMAComments()
326 CASE_FMA4_SCALAR_RR(FMSUB) in printFMAComments()
329 CASE_FMA4_PACKED_RM(FMSUB) in printFMAComments()
330 CASE_FMA4_SCALAR_RM(FMSUB) in printFMAComments()
335 CASE_FMA4_PACKED_MR(FMSUB) in printFMAComments()
336 CASE_FMA4_SCALAR_MR(FMSUB) in printFMAComments()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCSchedPredicates.td47 FMSUB,
H A DP10InstrResources.td206 FMSUB,
H A DP9InstrResources.td417 (instregex "FMSUB(S)?$"),
H A DPPCInstrInfo.td2986 defm FMSUB : AForm_1r<63, 28,
3408 (FMSUB $A, $B, $C)>;
3424 def : Pat<(int_ppc_fmsub f64:$A, f64:$B, f64:$C), (FMSUB $A, $B, $C)>;
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/
H A DMachineCombiner.cpp318 case MachineCombinerPattern::FMSUB: in getCombinerObjective()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.h553 FMSUB, enumerator
H A DX86InstrFragmentsSIMD.td545 def X86Fmsub : SDNode<"X86ISD::FMSUB", SDTFPTernaryOp, [SDNPCommutative]>;
H A DX86ISelLowering.cpp33361 NODE_NAME_CASE(FMSUB) in getTargetNodeName()
40700 if (FMSub.getOpcode() != X86ISD::FMSUB) in combineShuffleToFMAddSub()
40703 if (FMAdd.getOpcode() != ISD::FMA || FMSub.getOpcode() != X86ISD::FMSUB || in combineShuffleToFMAddSub()
51530 case X86ISD::FMSUB: Opcode = X86ISD::FNMSUB; break; in negateFMAOpcode()
51536 case X86ISD::FNMSUB: Opcode = X86ISD::FMSUB; break; in negateFMAOpcode()
51545 case ISD::FMA: Opcode = X86ISD::FMSUB; break; in negateFMAOpcode()
51548 case X86ISD::FMSUB: Opcode = ISD::FMA; break; in negateFMAOpcode()
51570 case X86ISD::FMSUB: Opcode = X86ISD::FNMADD; break; in negateFMAOpcode()
51572 case X86ISD::FNMADD: Opcode = X86ISD::FMSUB; break; in negateFMAOpcode()
51637 case X86ISD::FMSUB: in getNegatedExpression()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64SchedThunderX2T99.td1184 (instregex "^FMADD", "^FMSUB", "^FNMADD", "^FNMSUB")>;
H A DAArch64SchedThunderX3T110.td1292 (instregex "^FMADD", "^FMSUB", "^FNMADD", "^FNMSUB")>;
H A DAArch64InstrInfo.td4746 defm FMSUB : ThreeOperandFPData<0, 1, "fmsub",
4756 // N.b. FMSUB etc have the accumulator at the *end* of (outs), unlike