Home
last modified time | relevance | path

Searched refs:DstR (Results 1 – 7 of 7) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DRDFCopy.cpp46 RegisterRef DstR = DFG.makeRegRef(Dst.getReg(), Dst.getSubReg()); in interpretAsCopy() local
48 assert(Register::isPhysicalRegister(DstR.Reg)); in interpretAsCopy()
51 if (TRI.getMinimalPhysRegClass(DstR.Reg) != in interpretAsCopy()
54 if (!DFG.isTracked(SrcR) || !DFG.isTracked(DstR)) in interpretAsCopy()
56 EM.insert(std::make_pair(DstR, SrcR)); in interpretAsCopy()
H A DHexagonFrameLowering.cpp1724 Register DstR = MI->getOperand(0).getReg(); in expandCopy() local
1726 if (!Hexagon::ModRegsRegClass.contains(DstR) || in expandCopy()
1732 BuildMI(B, It, DL, HII.get(TargetOpcode::COPY), DstR) in expandCopy()
1782 Register DstR = MI->getOperand(0).getReg(); in expandLoadInt() local
1796 BuildMI(B, It, DL, HII.get(TfrOpc), DstR) in expandLoadInt()
1849 Register DstR = MI->getOperand(0).getReg(); in expandLoadVecPred() local
1947 Register DstR = MI->getOperand(0).getReg(); in expandLoadVec2() local
2017 Register DstR = MI->getOperand(0).getReg(); in expandLoadVec() local
2024 BuildMI(B, It, DL, HII.get(LoadOpc), DstR) in expandLoadVec()
2460 Register DstR = MI.getOperand(0).getReg(); in optimizeSpillSlots() local
[all …]
H A DHexagonRDFOpt.cpp115 auto mapRegs = [&EM] (RegisterRef DstR, RegisterRef SrcR) -> void { in INITIALIZE_PASS_DEPENDENCY() argument
116 EM.insert(std::make_pair(DstR, SrcR)); in INITIALIZE_PASS_DEPENDENCY()
H A DHexagonExpandCondsets.cpp218 MachineBasicBlock::iterator At, unsigned DstR,
646 unsigned DstR, unsigned DstSR, const MachineOperand &PredOp, in genCondTfrFor() argument
665 if (RegisterRef(SrcOp) == RegisterRef(DstR, DstSR)) in genCondTfrFor()
668 .addReg(DstR, DstState, DstSR) in genCondTfrFor()
673 .addReg(DstR, DstState, DstSR) in genCondTfrFor()
H A DHexagonGenInsert.cpp533 bool isValidInsertForm(unsigned DstR, unsigned SrcR, unsigned InsR,
674 bool HexagonGenInsert::isValidInsertForm(unsigned DstR, unsigned SrcR, in isValidInsertForm() argument
676 const TargetRegisterClass *DstRC = MRI->getRegClass(DstR); in isValidInsertForm()
H A DHexagonSplitDouble.cpp1000 Register DstR = MI->getOperand(0).getReg(); in splitInstr() local
1001 if (MRI->getRegClass(DstR) == DoubleRC) { in splitInstr()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86FixupLEAs.cpp704 const Register DstR = Dst.getReg(); in processInstructionForSlowLEA() local
707 if ((SrcR1 == 0 || SrcR1 != DstR) && (SrcR2 == 0 || SrcR2 != DstR)) in processInstructionForSlowLEA()
717 const MachineOperand &Src = SrcR1 == DstR ? Index : Base; in processInstructionForSlowLEA()
719 BuildMI(MBB, I, MI.getDebugLoc(), ADDrr, DstR).addReg(DstR).add(Src); in processInstructionForSlowLEA()
726 const MachineOperand &SrcR = SrcR1 == DstR ? Base : Index; in processInstructionForSlowLEA()
727 NewMI = BuildMI(MBB, I, MI.getDebugLoc(), ADDri, DstR) in processInstructionForSlowLEA()