Home
last modified time | relevance | path

Searched refs:CCReg (Results 1 – 9 of 9) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZSelectionDAGInfo.cpp162 static SDValue addIPMSequence(const SDLoc &DL, SDValue CCReg, in addIPMSequence() argument
164 SDValue IPM = DAG.getNode(SystemZISD::IPM, DL, MVT::i32, CCReg); in addIPMSequence()
176 SDValue CCReg; in EmitTargetCodeForMemcmp() local
181 CCReg = emitMemMemImm(DAG, DL, SystemZISD::CLC, Chain, Src2, Src1, Bytes); in EmitTargetCodeForMemcmp()
183 CCReg = emitMemMemReg(DAG, DL, SystemZISD::CLC, Chain, Src2, Src1, Size); in EmitTargetCodeForMemcmp()
184 Chain = CCReg.getValue(1); in EmitTargetCodeForMemcmp()
185 return std::make_pair(addIPMSequence(DL, CCReg, DAG), Chain); in EmitTargetCodeForMemcmp()
201 SDValue CCReg = End.getValue(1); in EmitTargetCodeForMemchr() local
209 DAG.getTargetConstant(SystemZ::CCMASK_SRST_FOUND, DL, MVT::i32), CCReg}; in EmitTargetCodeForMemchr()
232 SDValue CCReg = Unused.getValue(1); in EmitTargetCodeForStrcmp() local
[all …]
H A DSystemZISelLowering.cpp3390 SDValue CCReg = emitCmp(DAG, DL, C); in lowerSETCC() local
3410 SDValue CCReg = emitCmp(DAG, DL, C); in lowerSTRICT_FSETCC() local
3411 CCReg->setFlags(Op->getFlags()); in lowerSTRICT_FSETCC()
3425 SDValue CCReg = emitCmp(DAG, DL, C); in lowerBR_CC() local
3477 SDValue CCReg = emitCmp(DAG, DL, C); in lowerSELECT_CC() local
4807 SDLoc DL(CCReg); in getCCResult()
7447 auto *ICmp = CCReg.getNode(); in combineCCMask()
7517 CCReg = IPM->getOperand(0); in combineCCMask()
7537 SDValue CCReg = N->getOperand(4); in combineBR_CCMASK() local
7560 SDValue CCReg = N->getOperand(4); in combineSELECT_CCMASK() local
[all …]
H A DSystemZISelDAGToDAG.cpp1970 SDValue CCReg = Node->getOperand(4); in expandSelectBoolean() local
1972 SDValue Result = CurDAG->getNode(SystemZISD::IPM, DL, MVT::i32, CCReg); in expandSelectBoolean()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIOptimizeExecMaskingPreRA.cpp180 Register CCReg = CC->getReg(); in optimizeVcndVcmpPair() local
184 if (isDefBetween(*TRI, LIS, CCReg, *Sel, *And)) in optimizeVcndVcmpPair()
205 .addReg(CCReg, getUndefRegState(CC->isUndef()), CC->getSubReg()); in optimizeVcndVcmpPair()
220 if (CCReg.isVirtual()) { in optimizeVcndVcmpPair()
221 LiveInterval &CCLI = LIS->getInterval(CCReg); in optimizeVcndVcmpPair()
224 LIS->removeInterval(CCReg); in optimizeVcndVcmpPair()
225 LIS->createAndComputeVirtRegInterval(CCReg); in optimizeVcndVcmpPair()
228 LIS->removeAllRegUnitsForPhysReg(CCReg); in optimizeVcndVcmpPair()
H A DAMDGPUInstructionSelector.cpp1320 Register CCReg = I.getOperand(0).getReg(); in selectG_ICMP_or_FCMP() local
1321 if (!isVCC(CCReg, *MRI)) { in selectG_ICMP_or_FCMP()
1328 BuildMI(*BB, &I, DL, TII.get(AMDGPU::COPY), CCReg) in selectG_ICMP_or_FCMP()
1332 RBI.constrainGenericRegister(CCReg, AMDGPU::SReg_32RegClass, *MRI); in selectG_ICMP_or_FCMP()
2185 Register CCReg = CCOp.getReg(); in selectG_SELECT() local
2186 if (!isVCC(CCReg, *MRI)) { in selectG_SELECT()
2190 .addReg(CCReg); in selectG_SELECT()
2195 if (!MRI->getRegClassOrNull(CCReg)) in selectG_SELECT()
5526 Register CCReg = I.getOperand(0).getReg(); in selectSBarrierSignalIsfirst() local
5642 Register CCReg = I.getOperand(0).getReg(); in selectSBarrierLeave() local
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/
H A DPPCInstPrinter.cpp495 unsigned CCReg = MI->getOperand(OpNo).getReg(); in printcrbitm() local
497 switch (CCReg) { in printcrbitm()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMBaseInstrInfo.h552 static inline MachineOperand condCodeOp(unsigned CCReg = 0) {
553 return MachineOperand::CreateReg(CCReg, false);
H A DARMConstantIslandPass.cpp1762 Register CCReg = MI->getOperand(2).getReg(); in fixupConditionalBr() local
1819 .addMBB(NextBB).addImm(CC).addReg(CCReg); in fixupConditionalBr()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelDAGToDAG.cpp4611 SDValue CCReg = SelectCC(LHS, RHS, CC, dl, Chain); in trySETCC() local
4613 CurDAG->ReplaceAllUsesOfValueWith(SDValue(N, 1), CCReg.getValue(1)); in trySETCC()
4626 CCReg = CurDAG->getCopyToReg(CurDAG->getEntryNode(), dl, CR7Reg, CCReg, in trySETCC()
4630 CCReg), 0); in trySETCC()
5886 SDValue CCReg = SelectCC(N->getOperand(0), N->getOperand(1), CC, dl); in Select() local
5902 SDValue CCBit = CurDAG->getTargetExtractSubreg(SRI, dl, MVT::i1, CCReg); in Select()
5950 SDValue Ops[] = { CCReg, N->getOperand(2), N->getOperand(3), in Select()