| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIInsertHardClauses.cpp | 179 SmallVector<const MachineOperand *, 4> BaseOps; member 216 SmallVector<const MachineOperand *, 4> BaseOps; in runOnMachineFunction() local 218 if (!SII->getMemOperandsWithOffsetWidth(MI, BaseOps, Dummy1, Dummy2, in runOnMachineFunction() 237 !SII->shouldClusterMemOps(CI.BaseOps, 0, false, BaseOps, 0, false, in runOnMachineFunction() 254 CI.BaseOps = std::move(BaseOps); in runOnMachineFunction() 259 CI = ClauseInfo{Type, &MI, &MI, 1, 0, std::move(BaseOps)}; in runOnMachineFunction()
|
| H A D | SIInstrInfo.cpp | 383 BaseOps.push_back(BaseOp); in getMemOperandsWithOffsetWidth() 419 BaseOps.push_back(BaseOp); in getMemOperandsWithOffsetWidth() 439 BaseOps.push_back(RSrc); in getMemOperandsWithOffsetWidth() 442 BaseOps.push_back(BaseOp); in getMemOperandsWithOffsetWidth() 450 BaseOps.push_back(SOffset); in getMemOperandsWithOffsetWidth() 466 BaseOps.push_back(&LdSt.getOperand(SRsrcIdx)); in getMemOperandsWithOffsetWidth() 471 BaseOps.push_back(&LdSt.getOperand(I)); in getMemOperandsWithOffsetWidth() 473 BaseOps.push_back(getNamedOperand(LdSt, AMDGPU::OpName::vaddr)); in getMemOperandsWithOffsetWidth() 486 BaseOps.push_back(BaseOp); in getMemOperandsWithOffsetWidth() 501 BaseOps.push_back(BaseOp); in getMemOperandsWithOffsetWidth() [all …]
|
| H A D | SIInstrInfo.h | 242 SmallVectorImpl<const MachineOperand *> &BaseOps, int64_t &Offset,
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | MachineScheduler.cpp | 1698 SmallVector<const MachineOperand *, 4> BaseOps; member 1703 MemOpInfo(SUnit *SU, ArrayRef<const MachineOperand *> BaseOps, in MemOpInfo() 1705 : SU(SU), BaseOps(BaseOps.begin(), BaseOps.end()), Offset(Offset), in MemOpInfo() 1730 if (std::lexicographical_compare(BaseOps.begin(), BaseOps.end(), in operator <() 1731 RHS.BaseOps.begin(), RHS.BaseOps.end(), in operator <() 1734 if (std::lexicographical_compare(RHS.BaseOps.begin(), RHS.BaseOps.end(), in operator <() 1735 BaseOps.begin(), BaseOps.end(), Compare)) in operator <() 1844 if (!TII->shouldClusterMemOps(MemOpa.BaseOps, MemOpa.Offset, in clusterNeighboringMemOps() 1908 SmallVector<const MachineOperand *, 4> BaseOps; in collectMemOpRecords() local 1912 if (TII->getMemOperandsWithOffsetWidth(MI, BaseOps, Offset, in collectMemOpRecords() [all …]
|
| H A D | TargetInstrInfo.cpp | 1367 SmallVector<const MachineOperand *, 4> BaseOps; in getMemOperandWithOffset() local 1369 if (!getMemOperandsWithOffsetWidth(MI, BaseOps, Offset, OffsetIsScalable, in getMemOperandWithOffset() 1371 BaseOps.size() != 1) in getMemOperandWithOffset() 1373 BaseOp = BaseOps.front(); in getMemOperandWithOffset()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Lanai/ |
| H A D | LanaiInstrInfo.h | 72 SmallVectorImpl<const MachineOperand *> &BaseOps, int64_t &Offset,
|
| H A D | LanaiInstrInfo.cpp | 795 const MachineInstr &LdSt, SmallVectorImpl<const MachineOperand *> &BaseOps, in getMemOperandsWithOffsetWidth() argument 814 BaseOps.push_back(BaseOp); in getMemOperandsWithOffsetWidth()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfo.h | 156 const MachineInstr &MI, SmallVectorImpl<const MachineOperand *> &BaseOps,
|
| H A D | RISCVInstrInfo.cpp | 2204 const MachineInstr &LdSt, SmallVectorImpl<const MachineOperand *> &BaseOps, in getMemOperandsWithOffsetWidth() argument 2237 BaseOps.push_back(BaseOp); in getMemOperandsWithOffsetWidth()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonInstrInfo.h | 210 SmallVectorImpl<const MachineOperand *> &BaseOps, int64_t &Offset,
|
| H A D | HexagonInstrInfo.cpp | 3044 const MachineInstr &LdSt, SmallVectorImpl<const MachineOperand *> &BaseOps, in getMemOperandsWithOffsetWidth() argument 3051 BaseOps.push_back(BaseOp); in getMemOperandsWithOffsetWidth()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstrInfo.h | 370 SmallVectorImpl<const MachineOperand *> &BaseOps, int64_t &Offset,
|
| H A D | X86InstrInfo.cpp | 4510 const MachineInstr &MemOp, SmallVectorImpl<const MachineOperand *> &BaseOps, in getMemOperandsWithOffsetWidth() argument 4549 BaseOps.push_back(BaseOp); in getMemOperandsWithOffsetWidth()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.h | 157 const MachineInstr &MI, SmallVectorImpl<const MachineOperand *> &BaseOps,
|
| H A D | AArch64InstrInfo.cpp | 2675 const MachineInstr &LdSt, SmallVectorImpl<const MachineOperand *> &BaseOps, in getMemOperandsWithOffsetWidth() argument 2692 BaseOps.push_back(BaseOp); in getMemOperandsWithOffsetWidth()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.h | 555 SmallVectorImpl<const MachineOperand *> &BaseOps, int64_t &Offset,
|
| H A D | PPCInstrInfo.cpp | 2822 const MachineInstr &LdSt, SmallVectorImpl<const MachineOperand *> &BaseOps, in getMemOperandsWithOffsetWidth() argument 2829 BaseOps.push_back(BaseOp); in getMemOperandsWithOffsetWidth()
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetInstrInfo.h | 1448 const MachineInstr &MI, SmallVectorImpl<const MachineOperand *> &BaseOps, in getMemOperandsWithOffsetWidth() argument
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGBuilder.cpp | 3512 SmallVector<SDValue, 1> BaseOps(1, Cond); in visitSelect() local 3601 BaseOps.clear(); in visitSelect() 3607 BaseOps.clear(); in visitSelect() 3622 SmallVector<SDValue, 3> Ops(BaseOps.begin(), BaseOps.end()); in visitSelect()
|