Home
last modified time | relevance | path

Searched refs:TempReg (Results 1 – 9 of 9) sorted by relevance

/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsFastISel.cpp430 DestReg = TempReg; in materializeGV()
1617 emitInst(Mips::OR, TempReg[2]).addReg(TempReg[0]).addReg(TempReg[1]); in fastLowerIntrinsicCall()
1639 emitInst(Mips::ANDi, TempReg[2]).addReg(TempReg[0]).addImm(0xFF00); in fastLowerIntrinsicCall()
1640 emitInst(Mips::OR, TempReg[3]).addReg(TempReg[1]).addReg(TempReg[2]); in fastLowerIntrinsicCall()
1643 emitInst(Mips::SLL, TempReg[5]).addReg(TempReg[4]).addImm(8); in fastLowerIntrinsicCall()
1646 emitInst(Mips::OR, TempReg[7]).addReg(TempReg[3]).addReg(TempReg[5]); in fastLowerIntrinsicCall()
1647 emitInst(Mips::OR, DestReg).addReg(TempReg[6]).addReg(TempReg[7]); in fastLowerIntrinsicCall()
1978 if (!TempReg) in selectShift()
1986 Op0Reg = TempReg; in selectShift()
2106 VReg = TempReg; in getRegEnsuringSimpleIntegerWidening()
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCFrameLowering.cpp693 SingleScratchReg = ScratchReg == TempReg; in emitPrologue()
811 .addReg(TempReg, getKillRegState(true)) in emitPrologue()
873 .addReg(TempReg, getKillRegState(true)) in emitPrologue()
905 .addDef(TempReg) in emitPrologue()
940 .addReg(TempReg, RegState::Kill) in emitPrologue()
944 .addReg(TempReg, RegState::Kill); in emitPrologue()
1289 Register &TempReg) { in inlineStackProbe() argument
1298 .addReg(TempReg) in inlineStackProbe()
1359 Register &FinalStackPtr = TempReg; in inlineStackProbe()
1605 SingleScratchReg = ScratchReg == TempReg; in emitEpilogue()
[all …]
H A DPPCISelDAGToDAG.cpp451 Register TempReg = RegInfo->createVirtualRegister(&PPC::GPRCRegClass); in getGlobalBaseReg() local
454 .addReg(TempReg, RegState::Define).addReg(GlobalBaseReg); in getGlobalBaseReg()
H A DPPCISelLowering.cpp11772 Register TempReg = MRI.createVirtualRegister(isPPC64 ? G8RC : GPRC); in emitProbedAlloca() local
11773 BuildMI(*MBB, {MI}, DL, TII->get(isPPC64 ? PPC::LIS8 : PPC::LIS), TempReg) in emitProbedAlloca()
11777 .addReg(TempReg) in emitProbedAlloca()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUTargetMachine.cpp1506 Register TempReg; in parseMachineFunctionInfo() local
1507 if (parseNamedRegisterReference(PFS, TempReg, RegName.Value, Error)) { in parseMachineFunctionInfo()
1511 RegVal = TempReg; in parseMachineFunctionInfo()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMExpandPseudoInsts.cpp1637 Register TempReg = MI.getOperand(1).getReg(); in ExpandCMP_SWAP() local
1701 MIB = BuildMI(StoreBB, DL, TII->get(StrexOp), TempReg) in ExpandCMP_SWAP()
1710 .addReg(TempReg, RegState::Kill) in ExpandCMP_SWAP()
1765 Register TempReg = MI.getOperand(1).getReg(); in ExpandCMP_SWAP_64() local
1823 MIB = BuildMI(StoreBB, DL, TII->get(STREXD), TempReg); in ExpandCMP_SWAP_64()
1830 .addReg(TempReg, RegState::Kill) in ExpandCMP_SWAP_64()
H A DARMFastISel.cpp2967 Register TempReg = MF->getRegInfo().createVirtualRegister(&ARM::rGPRRegClass); in ARMLowerPICELF() local
2970 BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(Opc), TempReg) in ARMLowerPICELF()
2983 .addReg(TempReg) in ARMLowerPICELF()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/RISCV/AsmParser/
H A DRISCVAsmParser.cpp2482 unsigned TempReg = Inst.getOperand(1).getReg(); in validateInstruction() local
2483 if (DestReg == TempReg) { in validateInstruction()
/freebsd-13.1/contrib/llvm-project/llvm/utils/TableGen/
H A DGlobalISelEmitter.cpp3603 unsigned TempReg);