Home
last modified time | relevance | path

Searched refs:Rsrc (Results 1 – 4 of 4) sorted by relevance

/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.cpp5218 Register VRsrc = Rsrc.getReg(); in emitLoadSRsrcFromVGPRLoop()
5219 unsigned VRsrcUndef = getUndefRegState(Rsrc.isUndef()); in emitLoadSRsrcFromVGPRLoop()
5221 unsigned RegSize = TRI->getRegSizeInBits(Rsrc.getReg(), MRI); in emitLoadSRsrcFromVGPRLoop()
5282 Rsrc.setReg(SRsrc); in emitLoadSRsrcFromVGPRLoop()
5283 Rsrc.setIsKill(true); in emitLoadSRsrcFromVGPRLoop()
5308 MachineOperand &Rsrc, MachineDominatorTree *MDT, in loadSRsrcFromVGPR() argument
5379 emitLoadSRsrcFromVGPRLoop(TII, MRI, MBB, *LoopBB, DL, Rsrc); in loadSRsrcFromVGPR()
5617 MachineOperand *Rsrc = &MI.getOperand(RsrcIdx); in legalizeOperands() local
5619 if (RI.getCommonSubClass(MRI.getRegClass(Rsrc->getReg()), in legalizeOperands()
5680 Rsrc->setReg(NewSRsrc); in legalizeOperands()
[all …]
H A DSIISelLowering.h70 SDValue lowerSBuffer(EVT VT, SDLoc DL, SDValue Rsrc, SDValue Offset,
H A DAMDGPUISelDAGToDAG.cpp1581 SDValue Addr, SDValue &Rsrc, in SelectMUBUFScratchOffen() argument
1589 Rsrc = CurDAG->getRegister(Info->getScratchRSrcReg(), MVT::v4i32); in SelectMUBUFScratchOffen()
1709 uint64_t Rsrc = TII->getDefaultRsrcDataFormat() | in SelectMUBUFOffset() local
1716 SRsrc = SDValue(Lowering.buildRSRC(*CurDAG, DL, Ptr, 0, Rsrc), 0); in SelectMUBUFOffset()
H A DSIISelLowering.cpp6362 SDValue SITargetLowering::lowerSBuffer(EVT VT, SDLoc DL, SDValue Rsrc, in lowerSBuffer() argument
6379 Rsrc, in lowerSBuffer()
6417 Rsrc, // rsrc in lowerSBuffer()