| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | R600ISelLowering.h | 49 bool canMergeStoresTo(unsigned AS, EVT MemVT, 57 virtual bool canCombineTruncStore(EVT ValVT, EVT MemVT, in canCombineTruncStore() argument 63 return isTruncStoreLegal(ValVT, MemVT); in canCombineTruncStore()
|
| H A D | R600ISelLowering.cpp | 1074 EVT MemVT = Store->getMemoryVT(); in lowerPrivateTruncStore() local 1148 EVT MemVT = StoreNode->getMemoryVT(); in LowerSTORE() local 1190 if (MemVT == MVT::i8) { in LowerSTORE() 1193 assert(MemVT == MVT::i16); in LowerSTORE() 1240 if (MemVT.bitsLT(MVT::i32)) in LowerSTORE() 1300 EVT MemVT = Load->getMemoryVT(); in lowerPrivateExtLoad() local 1334 EVT MemEltVT = MemVT.getScalarType(); in lowerPrivateExtLoad() 1354 EVT MemVT = LoadNode->getMemoryVT(); in LowerLOAD() local 1415 assert(!MemVT.isVector() && (MemVT == MVT::i16 || MemVT == MVT::i8)); in LowerLOAD() 1509 EVT MemVT = VA.getLocVT(); in LowerFormalArguments() local [all …]
|
| H A D | SIISelLowering.h | 50 SDValue lowerKernargMemParameter(SelectionDAG &DAG, EVT VT, EVT MemVT, 116 ArrayRef<SDValue> Ops, EVT MemVT, 130 SelectionDAG &DAG, EVT VT, EVT MemVT, const SDLoc &SL, SDValue Val, 160 EVT MemVT, 269 bool canMergeStoresTo(unsigned AS, EVT MemVT,
|
| H A D | AMDGPUISelLowering.cpp | 1100 EVT MemVT = ArgVT; in analyzeFormalArgumentsCompute() local 1109 MemVT = RegisterVT; in analyzeFormalArgumentsCompute() 1111 MemVT = ArgVT; in analyzeFormalArgumentsCompute() 1119 MemVT = RegisterVT; in analyzeFormalArgumentsCompute() 1127 MemVT = RegisterVT; in analyzeFormalArgumentsCompute() 1148 if (MemVT.isVector() && MemVT.getVectorNumElements() == 1) in analyzeFormalArgumentsCompute() 1149 MemVT = MemVT.getScalarType(); in analyzeFormalArgumentsCompute() 1152 if (MemVT.isVector() && !MemVT.isPow2VectorType()) { in analyzeFormalArgumentsCompute() 1155 MemVT = MemVT.getPow2VectorType(State.getContext()); in analyzeFormalArgumentsCompute() 1156 } else if (!MemVT.isSimple() && !MemVT.isVector()) { in analyzeFormalArgumentsCompute() [all …]
|
| H A D | SIISelLowering.cpp | 1695 VT.bitsLT(MemVT)) { in convertArgType() 1700 if (MemVT.isFloatingPoint()) in convertArgType() 1776 MVT MemVT = VA.getValVT(); in lowerStackParameter() local 1782 MemVT = VA.getLocVT(); in lowerStackParameter() 1798 MemVT); in lowerStackParameter() 2415 EVT MemVT = VA.getLocVT(); in LowerFormalArguments() local 7484 EVT WidenedMemVT = MemVT; in getMemIntrinsicNode() 8009 EVT MemVT = Ld->getMemoryVT(); in widenLoad() local 8086 if (!MemVT.isVector()) { in LowerLOAD() 8111 if (!MemVT.isVector()) in LowerLOAD() [all …]
|
| H A D | AMDGPUISelLowering.h | 185 bool storeOfVectorConstantIsCheap(EVT MemVT,
|
| /freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 579 virtual bool storeOfVectorConstantIsCheap(EVT MemVT, in storeOfVectorConstantIsCheap() argument 593 virtual bool canMergeStoresTo(unsigned AS, EVT MemVT, in canMergeStoresTo() argument 1226 EVT MemVT) const { in getLoadExtAction() argument 1262 bool isTruncStoreLegal(EVT ValVT, EVT MemVT) const { in isTruncStoreLegal() argument 1270 (getTruncStoreAction(ValVT, MemVT) == Legal || in isTruncStoreLegalOrCustom() 1271 getTruncStoreAction(ValVT, MemVT) == Custom); in isTruncStoreLegalOrCustom() 1274 virtual bool canCombineTruncStore(EVT ValVT, EVT MemVT, in canCombineTruncStore() argument 1277 return isTruncStoreLegal(ValVT, MemVT); in canCombineTruncStore() 1279 return isTruncStoreLegalOrCustom(ValVT, MemVT); in canCombineTruncStore() 2196 MemVT.isValid() && "Table isn't big enough!"); in setLoadExtAction() [all …]
|
| H A D | SelectionDAG.h | 1129 SDValue getAtomic(unsigned Opcode, const SDLoc &dl, EVT MemVT, 1139 EVT MemVT, MachinePointerInfo PtrInfo, Align Alignment, 1157 ArrayRef<SDValue> Ops, EVT MemVT, 1200 SDValue Ptr, MachinePointerInfo PtrInfo, EVT MemVT, 1207 SDValue Ptr, MachinePointerInfo PtrInfo, EVT MemVT, 1211 return getExtLoad(ExtType, dl, VT, Chain, Ptr, PtrInfo, MemVT, 1215 SDValue Chain, SDValue Ptr, EVT MemVT, 1228 EVT MemVT, MaybeAlign Alignment = MaybeAlign(), 1240 MachinePointerInfo PtrInfo, EVT MemVT, unsigned Alignment, 1249 EVT MemVT, MachineMemOperand *MMO); [all …]
|
| H A D | SelectionDAGNodes.h | 1407 EVT MemVT, MachineMemOperand *MMO) 1408 : MemSDNode(Opc, Order, dl, VTL, MemVT, MMO) { 2233 SDVTList VTs, ISD::MemIndexedMode AM, EVT MemVT, 2235 : MemSDNode(NodeTy, Order, dl, VTs, MemVT, MMO) { 2295 ISD::MemIndexedMode AM, bool isTrunc, EVT MemVT, 2328 ISD::MemIndexedMode AM, EVT MemVT, 2330 : MemSDNode(NodeTy, Order, dl, VTs, MemVT, MMO) { 2399 EVT MemVT, MachineMemOperand *MMO) 2436 : MemSDNode(NodeTy, Order, dl, VTs, MemVT, MMO) { 2479 EVT MemVT, MachineMemOperand *MMO, [all …]
|
| H A D | BasicTTIImpl.h | 1131 EVT MemVT = getTLI()->getValueType(DL, Src); variable 1133 LA = getTLI()->getTruncStoreAction(LT.second, MemVT); 1135 LA = getTLI()->getLoadExtAction(ISD::EXTLOAD, LT.second, MemVT);
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAG.cpp | 7123 ID.AddInteger(MemVT.getRawBits()); in getAtomic() 7207 if (!Size && MemVT.isScalableVector()) in getMemIntrinsicNode() 7210 Size = MemVT.getStoreSize(); in getMemIntrinsicNode() 7381 if (VT == MemVT) { in getLoad() 7391 assert(VT.isVector() == MemVT.isVector() && in getLoad() 7406 ID.AddInteger(MemVT.getRawBits()); in getLoad() 7459 MemVT, MMO); in getExtLoad() 7635 ID.AddInteger(MemVT.getRawBits()); in getMaskedLoad() 7682 ID.AddInteger(MemVT.getRawBits()); in getMaskedStore() 7723 ID.AddInteger(MemVT.getRawBits()); in getMaskedGather() [all …]
|
| H A D | DAGCombiner.cpp | 5269 if (!MemVT.isRound()) in isLegalNarrowLdSt() 7305 if (!(MemVT == MVT::i8 || MemVT == MVT::i16 || MemVT == MVT::i32) || in mergeTruncStores() 7587 EVT MemVT = in MatchLoadCombine() local 7590 if (!MemVT.isSimple()) in MatchLoadCombine() 16932 unsigned NumMemElts = MemVT.isVector() ? MemVT.getVectorNumElements() : 1; in mergeStoresOfConstantsOrVecElts() 17099 if (MemVT != LoadVT) in getStoreMergeCandidates() 17120 bool NoTypeMatch = (MemVT.isInteger()) ? !MemVT.bitsEq(Other->getMemoryVT()) in getStoreMergeCandidates() 17344 unsigned NumMemElts = MemVT.isVector() ? MemVT.getVectorNumElements() : 1; in tryStoreMergeOfConstants() 17469 unsigned NumMemElts = MemVT.isVector() ? MemVT.getVectorNumElements() : 1; in tryStoreMergeOfExtracts() 17541 unsigned NumMemElts = MemVT.isVector() ? MemVT.getVectorNumElements() : 1; in tryStoreMergeOfLoads() [all …]
|
| H A D | SelectionDAGBuilder.cpp | 2473 if (CondLHS.getValueType() != MemVT) { in visitSwitchCase() 3197 EVT MemVT = in visitICmp() local 3203 if (Op1.getValueType() != MemVT) { in visitICmp() 4638 DAG.getAtomic(NT, dl, MemVT, InChain, in visitAtomicRMW() 4672 I.getAlignment() < MemVT.getSizeInBits() / 8) in visitAtomicLoad() 4689 if (MemVT != VT) in visitAtomicLoad() 4701 SDValue L = DAG.getAtomic(ISD::ATOMIC_LOAD, dl, MemVT, MemVT, InChain, in visitAtomicLoad() 4705 if (MemVT != VT) in visitAtomicLoad() 4721 EVT MemVT = in visitAtomicStore() local 4735 if (Val.getValueType() != MemVT) in visitAtomicStore() [all …]
|
| H A D | LegalizeDAG.cpp | 512 EVT MemVT = ST->getMemoryVT(); in LegalizeStoreOps() local 514 if (!TLI.allowsMemoryAccessForAlignment(*DAG.getContext(), DL, MemVT, in LegalizeStoreOps() 622 EVT MemVT = ST->getMemoryVT(); in LegalizeStoreOps() local 625 if (!TLI.allowsMemoryAccessForAlignment(*DAG.getContext(), DL, MemVT, in LegalizeStoreOps() 683 EVT MemVT = LD->getMemoryVT(); in LegalizeLoadOps() local 868 EVT MemVT = LD->getMemoryVT(); in LegalizeLoadOps() local 870 if (!TLI.allowsMemoryAccess(*DAG.getContext(), DL, MemVT, in LegalizeLoadOps() 1442 EVT MemVT = isa<BuildVectorSDNode>(Node) ? VT.getVectorElementType() in ExpandVectorBuildThroughStack() local 1452 unsigned TypeByteSize = MemVT.getSizeInBits() / 8; in ExpandVectorBuildThroughStack() 1458 MemVT.bitsLT(Node->getOperand(0).getValueType()); in ExpandVectorBuildThroughStack() [all …]
|
| H A D | LegalizeVectorTypes.cpp | 1092 void DAGTypeLegalizer::IncrementPointer(MemSDNode *N, EVT MemVT, in IncrementPointer() argument 1098 if (MemVT.isScalableVector()) { in IncrementPointer() 5168 for (EVT MemVT : reverse(MVT::integer_valuetypes())) { in FindMemType() local 5169 unsigned MemVTWidth = MemVT.getSizeInBits(); in FindMemType() 5170 if (MemVT.getSizeInBits() <= WidenEltWidth) in FindMemType() 5180 return MemVT; in FindMemType() 5181 RetVT = MemVT; in FindMemType() 5189 for (EVT MemVT : reverse(MVT::vector_valuetypes())) { in FindMemType() local 5191 if (Scalable != MemVT.isScalableVector()) in FindMemType() 5197 WidenEltVT == MemVT.getVectorElementType() && in FindMemType() [all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.h | 987 bool mergeStoresAfterLegalization(EVT MemVT) const override { in mergeStoresAfterLegalization() argument 988 return !MemVT.isVector(); in mergeStoresAfterLegalization() 991 bool canMergeStoresTo(unsigned AddressSpace, EVT MemVT, 1322 bool storeOfVectorConstantIsCheap(EVT MemVT, unsigned NumElem, in storeOfVectorConstantIsCheap() argument
|
| H A D | X86ISelDAGToDAG.cpp | 1239 SDValue MemTmp = CurDAG->CreateStackTemporary(MemVT); in PreprocessISelDAG() 1295 SDValue MemTmp = CurDAG->CreateStackTemporary(MemVT); in PreprocessISelDAG() 1317 assert(SrcVT == MemVT && "Unexpected VT!"); in PreprocessISelDAG() 1326 X86ISD::FLD, dl, VTs, Ops, MemVT, MPI, in PreprocessISelDAG() 1334 assert(DstVT == MemVT && "Unexpected VT!"); in PreprocessISelDAG() 3134 EVT MemVT = StoreNode->getMemoryVT(); in foldLoadStoreIntoMemOperand() local 3135 if (MemVT != MVT::i64 && MemVT != MVT::i32 && MemVT != MVT::i16 && in foldLoadStoreIntoMemOperand() 3136 MemVT != MVT::i8) in foldLoadStoreIntoMemOperand() 3180 switch (MemVT.getSimpleVT().SimpleTy) { in foldLoadStoreIntoMemOperand() 3317 (MemVT == MVT::i64 && !isInt<32>(OperandV) && in foldLoadStoreIntoMemOperand() [all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelDAGToDAG.cpp | 1345 EVT MemVT = StoreNode->getMemoryVT(); in tryFoldLoadStoreIntoMemOperand() local 1355 if (MemVT == MVT::i32) in tryFoldLoadStoreIntoMemOperand() 1357 else if (MemVT == MVT::i64) in tryFoldLoadStoreIntoMemOperand() 1366 if (MemVT == MVT::i32) in tryFoldLoadStoreIntoMemOperand() 1368 else if (MemVT == MVT::i64) in tryFoldLoadStoreIntoMemOperand() 1390 Operand = CurDAG->getTargetConstant(OperandV, DL, MemVT); in tryFoldLoadStoreIntoMemOperand()
|
| H A D | SystemZISelLowering.cpp | 4020 EVT MemVT = Node->getMemoryVT(); in lowerATOMIC_LOAD_SUB() local 4021 if (MemVT == MVT::i32 || MemVT == MVT::i64) { in lowerATOMIC_LOAD_SUB() 4023 assert(Op.getValueType() == MemVT && "Mismatched VTs"); in lowerATOMIC_LOAD_SUB() 4033 NegSrc2 = DAG.getConstant(Value, DL, MemVT); in lowerATOMIC_LOAD_SUB() 4036 NegSrc2 = DAG.getNode(ISD::SUB, DL, MemVT, DAG.getConstant(0, DL, MemVT), in lowerATOMIC_LOAD_SUB() 4040 return DAG.getAtomic(ISD::ATOMIC_LOAD_ADD, DL, MemVT, in lowerATOMIC_LOAD_SUB() 6074 EVT MemVT = SN->getMemoryVT(); in combineSTORE() local 6079 if (MemVT.isInteger() && SN->isTruncatingStore()) { in combineSTORE() 6081 combineTruncateExtract(SDLoc(N), MemVT, SN->getValue(), DCI)) { in combineSTORE() 6107 Ops, MemVT, SN->getMemOperand()); in combineSTORE() [all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 4347 EVT MemVT = MGT->getMemoryVT(); in LowerMGATHER() local 4359 MemVT = IndexVT.changeVectorElementType(MemVT.getVectorElementType()); in LowerMGATHER() 4361 MemVT = getContainerForFixedLengthVector(DAG, MemVT); in LowerMGATHER() 4464 MemVT = IndexVT.changeVectorElementType(MemVT.getVectorElementType()); in LowerMSCATTER() 4466 MemVT = getContainerForFixedLengthVector(DAG, MemVT); in LowerMSCATTER() 4592 MemVT == MVT::v4i8) { in LowerSTORE() 5223 MVT MemVT = VA.getValVT(); in LowerFormalArguments() local 5230 MemVT = VA.getLocVT(); in LowerFormalArguments() 5235 MemVT = VA.getLocVT(); in LowerFormalArguments() 5251 MemVT); in LowerFormalArguments() [all …]
|
| H A D | AArch64ISelLowering.h | 703 bool canMergeStoresTo(unsigned AddressSpace, EVT MemVT, in canMergeStoresTo() argument 712 return (MemVT.getSizeInBits() <= 64); in canMergeStoresTo()
|
| H A D | AArch64SVEInstrInfo.td | 2080 SDPatternOperator Load, ValueType PredTy, ValueType MemVT, ComplexPattern AddrCP> { 2083 def : Pat<(Ty (Load (PredTy PPR:$gp), (AddrCP GPR64:$base, GPR64:$offset), MemVT)), 2089 …def : Pat<(Ty (Load (PredTy PPR:$gp), (am_sve_indexed_s4 GPR64sp:$base, simm4s1:$offset), MemVT)), 2094 def : Pat<(Ty (Load (PredTy PPR:$gp), GPR64:$base, MemVT)), 2129 …def : Pat<(Ty (Load (PredTy PPR:$gp), (am_sve_indexed_s4 GPR64sp:$base, simm4s1:$offset), MemVT)), 2134 def : Pat<(Ty (Load (PredTy PPR:$gp), GPR64:$base, MemVT)), 2169 def : Pat<(Ty (Load (PredTy PPR:$gp), (AddrCP GPR64:$base, GPR64:$offset), MemVT)), 2174 def : Pat<(Ty (Load (PredTy PPR:$gp), GPR64:$base, MemVT)), 2208 … SDPatternOperator Store, ValueType PredTy, ValueType MemVT, ComplexPattern AddrCP> { 2211 def : Pat<(Store (Ty ZPR:$vec), (AddrCP GPR64:$base, GPR64:$offset), (PredTy PPR:$gp), MemVT), [all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.h | 682 bool canMergeStoresTo(unsigned AddressSpace, EVT MemVT, in canMergeStoresTo() argument 685 return (MemVT.getSizeInBits() <= 32); in canMergeStoresTo()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 2650 EVT VT = LD->getValueType(0), MemVT = LD->getMemoryVT(); in createLoadLR() local 2660 return DAG.getMemIntrinsicNode(Opc, DL, VTList, Ops, MemVT, in createLoadLR() 2667 EVT MemVT = LD->getMemoryVT(); in lowerLOAD() local 2673 if ((LD->getAlignment() >= MemVT.getSizeInBits() / 8) || in lowerLOAD() 2674 ((MemVT != MVT::i32) && (MemVT != MVT::i64))) in lowerLOAD() 2732 EVT MemVT = SD->getMemoryVT(), BasePtrVT = Ptr.getValueType(); in createStoreLR() local 2741 return DAG.getMemIntrinsicNode(Opc, DL, VTList, Ops, MemVT, in createStoreLR() 2793 EVT MemVT = SD->getMemoryVT(); in lowerSTORE() local 2797 (SD->getAlignment() < MemVT.getSizeInBits() / 8) && in lowerSTORE() 2798 ((MemVT == MVT::i32) || (MemVT == MVT::i64))) in lowerSTORE()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 2894 EVT MemVT = LD->getMemoryVT(); in usePartialVectorLoads() local 2895 if (!MemVT.isSimple()) in usePartialVectorLoads() 8224 if (LD->getMemoryVT() != MemVT) in canReuseLoadAddress() 10486 if (MemVT.getSizeInBits() >= 32) in LowerATOMIC_CMP_SWAP() 14986 EVT MemVT = LD->getMemoryVT(); in PerformDAGCombine() local 16217 EVT MemVT = LD->getMemoryVT(); in isZExtFree() local 16218 if ((MemVT == MVT::i1 || MemVT == MVT::i8 || MemVT == MVT::i16 || in isZExtFree() 17266 EVT MemVT = MN->getMemoryVT(); in computeMOFlags() local 17268 if (MemVT.isScalarInteger()) { in computeMOFlags() 17276 } else if (MemVT.isVector() && !MemVT.isFloatingPoint()) { // Integer vectors. in computeMOFlags() [all …]
|