Home
last modified time | relevance | path

Searched refs:Matrix (Results 1 – 25 of 61) sorted by relevance

123

/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/PBQP/
H A DMath.h121 class Matrix {
140 Matrix(const Matrix &M) in Matrix() function
147 Matrix(Matrix &&M) in Matrix() function
205 Matrix transpose() const { in transpose()
207 Matrix M(Cols, Rows); in transpose()
215 Matrix& operator+=(const Matrix &M) {
224 Matrix operator+(const Matrix &M) {
226 Matrix Tmp(*this);
272 class MDMatrix : public Matrix {
274 MDMatrix(const Matrix &m) : Matrix(m), md(*this) {} in MDMatrix()
[all …]
H A DReductionRules.h34 using Matrix = typename GraphT::Matrix; in applyR1() local
43 const Matrix &ECosts = G.getEdgeCosts(EId); in applyR1()
78 using Matrix = typename GraphT::Matrix; in applyR2() local
96 const Matrix *YXECosts = FlipEdge1 ? in applyR2()
97 new Matrix(G.getEdgeCosts(YXEId).transpose()) : in applyR2()
100 const Matrix *ZXECosts = FlipEdge2 ? in applyR2()
101 new Matrix(G.getEdgeCosts(ZXEId).transpose()) : in applyR2()
134 const Matrix &YZECosts = G.getEdgeCosts(YZEId); in applyR2()
182 using Matrix = typename GraphT::Matrix; in backpropagate() local
203 const Matrix& edgeCosts = G.getEdgeCosts(EId); in backpropagate()
H A DGraph.h54 using Matrix = typename SolverT::Matrix; variable
530 const Matrix& getEdgeCosts(EdgeId EId) const { in getEdgeCosts()
H A DCostAllocator.h114 using Matrix = MatrixT; variable
/freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/
H A DLiveRegMatrix.cpp61 if (NumRegUnits != Matrix.size()) in runOnMachineFunction()
63 Matrix.init(LIUAlloc, NumRegUnits); in runOnMachineFunction()
71 for (unsigned i = 0, e = Matrix.size(); i != e; ++i) { in releaseMemory()
72 Matrix[i].clear(); in releaseMemory()
113 Matrix[Unit].unify(VirtReg, Range); in assign()
130 Matrix[Unit].extract(VirtReg, Range); in unassign()
140 if (!Matrix[*Unit].empty()) in isPhysRegUsed()
181 Q.init(UserTag, LR, Matrix[RegUnit]); in query()
232 Q.reset(UserTag, LR, Matrix[*Units]); in checkInterference()
242 if ((VRegInterval = Matrix[*Unit].getOneVReg())) in getOneVReg()
H A DRegAllocBasic.cpp152 Matrix->unassign(LI); in INITIALIZE_PASS_DEPENDENCY()
170 Matrix->unassign(LI); in LRE_WillShrinkVirtReg()
219 LiveIntervalUnion::Query &Q = Matrix->query(VirtReg, *Units); in spillInterferences()
242 Matrix->unassign(Spill); in spillInterferences()
270 AllocationOrder::create(VirtReg.reg(), *VRM, RegClassInfo, Matrix); in selectOrSplit()
274 switch (Matrix->checkInterference(VirtReg, PhysReg)) { in selectOrSplit()
295 assert(!Matrix->checkInterference(VirtReg, PhysReg) && in selectOrSplit()
H A DAllocationOrder.cpp31 const LiveRegMatrix *Matrix) { in create() argument
37 TRI->getRegAllocationHints(VirtReg, Order, Hints, MF, &VRM, Matrix); in create()
H A DRegAllocGreedy.cpp692 Matrix->unassign(LI); in LRE_CanEraseVirtReg()
710 Matrix->unassign(LI); in LRE_WillShrinkVirtReg()
1145 Matrix->unassign(*Intf); in evictInterference()
2515 Matrix->invalidateVirtRegs(); in trySplit()
2699 Matrix->unassign(*RC); in tryLastChanceRecoloring()
2718 Matrix->unassign(VirtReg); in tryLastChanceRecoloring()
2727 Matrix->unassign(VirtReg); in tryLastChanceRecoloring()
2742 Matrix->unassign(*RC); in tryLastChanceRecoloring()
2785 Matrix->assign(*LI, PhysReg); in tryRecoloringCandidates()
2999 Matrix->unassign(LI); in tryHintRecoloring()
[all …]
H A DRegAllocBase.cpp63 Matrix = &mat; in init()
100 Matrix->invalidateVirtRegs(); in allocatePhysRegs()
147 Matrix->assign(*VirtReg, AvailablePhysReg); in allocatePhysRegs()
H A DRegAllocBase.h69 LiveRegMatrix *Matrix = nullptr; variable
H A DAllocationOrder.h86 const LiveRegMatrix *Matrix);
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InterleavedAccess.cpp323 ArrayRef<Instruction *> Matrix, in interleave8bitStride4VF8() argument
349 Builder.CreateShuffleVector(Matrix[0], Matrix[1], MaskLow); in interleave8bitStride4VF8()
351 Builder.CreateShuffleVector(Matrix[2], Matrix[3], MaskLow); in interleave8bitStride4VF8()
401 IntrVec[0] = Builder.CreateShuffleVector(Matrix[0], Matrix[1], MaskLow); in interleave8bitStride4()
402 IntrVec[1] = Builder.CreateShuffleVector(Matrix[0], Matrix[1], MaskHigh); in interleave8bitStride4()
403 IntrVec[2] = Builder.CreateShuffleVector(Matrix[2], Matrix[3], MaskLow); in interleave8bitStride4()
404 IntrVec[3] = Builder.CreateShuffleVector(Matrix[2], Matrix[3], MaskHigh); in interleave8bitStride4()
697 Value *IntrVec1 = Builder.CreateShuffleVector(Matrix[0], Matrix[2], Mask); in transpose_4x4()
698 Value *IntrVec2 = Builder.CreateShuffleVector(Matrix[1], Matrix[3], Mask); in transpose_4x4()
703 Value *IntrVec3 = Builder.CreateShuffleVector(Matrix[0], Matrix[2], Mask); in transpose_4x4()
[all …]
H A DX86RegisterInfo.h151 const LiveRegMatrix *Matrix) const override;
H A DX86RegisterInfo.cpp915 const LiveRegMatrix *Matrix) const { in getRegAllocationHints()
919 VirtReg, Order, Hints, MF, VRM, Matrix); in getRegAllocationHints()
926 Register VReg = Matrix->getOneVReg(PhysReg); in getRegAllocationHints()
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/IR/
H A DMatrixBuilder.h93 CallInst *CreateColumnMajorStore(Value *Matrix, Value *Ptr, Align Alignment,
97 Value *Ops[] = {Matrix, Ptr,
100 Type *OverloadedTypes[] = {Matrix->getType()};
114 CallInst *CreateMatrixTranspose(Value *Matrix, unsigned Rows,
116 auto *OpType = cast<VectorType>(Matrix->getType());
121 Value *Ops[] = {Matrix, B.getInt32(Rows), B.getInt32(Columns)};
150 Value *CreateMatrixInsert(Value *Matrix, Value *NewVal, Value *RowIdx, in CreateMatrixInsert() argument
153 Matrix, NewVal, in CreateMatrixInsert()
235 Value *CreateExtractElement(Value *Matrix, Value *RowIdx, Value *ColumnIdx,
245 Matrix, B.CreateAdd(B.CreateMul(ColumnIdx, NumRowsV), RowIdx),
/freebsd-13.1/sys/contrib/device-tree/Bindings/mfd/
H A Datmel-matrix.txt1 * Device tree bindings for Atmel Bus Matrix
3 The Bus Matrix registers are used to configure Atmel SoCs internal bus
17 - reg: Contains offset/length value of the Bus Matrix
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIPreAllocateWWMRegs.cpp36 LiveRegMatrix *Matrix; member in __anon5e72189b0111::SIPreAllocateWWMRegs
105 Matrix->checkInterference(LI, PhysReg) == LiveRegMatrix::IK_Free) { in processDef()
106 Matrix->assign(LI, PhysReg); in processDef()
208 Matrix = &getAnalysis<LiveRegMatrix>(); in runOnMachineFunction()
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DLiveRegMatrix.h50 LiveIntervalUnion::Array Matrix; variable
155 LiveIntervalUnion *getLiveUnions() { return &Matrix[0]; } in getLiveUnions()
H A DRegAllocPBQP.h55 MatrixMetadata(const Matrix& M) in MatrixMetadata()
275 using RawMatrix = PBQP::Matrix;
277 using Matrix = RAMatrix; variable
278 using CostAllocator = PBQP::PoolCostAllocator<Vector, Matrix>;
327 void handleUpdateCosts(EdgeId EId, const Matrix& NewCosts) { in handleUpdateCosts()
/freebsd-13.1/sys/contrib/device-tree/src/arm/
H A Darmada-xp-matrix.dts3 * Device Tree file for Marvell Armada XP Matrix board
14 model = "Marvell Armada XP Matrix Board";
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZRegisterInfo.h139 const LiveRegMatrix *Matrix) const override;
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCV.td97 "'Zbm' (Matrix 'B' Instructions)">;
100 "'Zbm' (Matrix 'B' Instructions)">;
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMBaseRegisterInfo.h160 const LiveRegMatrix *Matrix) const override;
/freebsd-13.1/sys/contrib/device-tree/Bindings/input/
H A Dpxa27x-keypad.txt12 Optional Properties For Matrix Keyes
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64.td396 "true", "Enable Matrix Multiply Int8 Extension">;
399 "true", "Enable Matrix Multiply FP32 Extension", [FeatureSVE]>;
402 "true", "Enable Matrix Multiply FP64 Extension", [FeatureSVE]>;
435 "Enable Scalable Matrix Extension (SME)", [FeatureSVE2, FeatureBF16]>;
438 "Enable Scalable Matrix Extension (SME) F64F64 instructions", [FeatureSME]>;
441 "Enable Scalable Matrix Extension (SME) I16I64 instructions", [FeatureSME]>;

123