Home
last modified time | relevance | path

Searched refs:is64BitVector (Results 1 – 8 of 8) sorted by relevance

/freebsd-12.1/contrib/llvm/lib/Target/ARM/
H A DARMISelDAGToDAG.cpp1604 if (!is64BitVector && NumVecs < 3) in GetVLDSTAlign()
1758 bool is64BitVector = VT.is64BitVector(); in SelectVLD() local
1786 if (!is64BitVector) in SelectVLD()
1900 bool is64BitVector = VT.is64BitVector(); in SelectVST() local
1937 } else if (is64BitVector) { in SelectVST()
2053 bool is64BitVector = VT.is64BitVector(); in SelectVLDSTLane() local
2087 if (!is64BitVector) in SelectVLDSTLane()
2113 if (is64BitVector) in SelectVLDSTLane()
2122 if (is64BitVector) in SelectVLDSTLane()
2172 bool is64BitVector = VT.is64BitVector(); in SelectVLDDup() local
[all …]
H A DARMISelLowering.cpp5434 unsigned NumElts = VT.is64BitVector() ? 8 : 16; in LowerCTPOP()
6177 if (VT.is64BitVector() && EltSz == 32) in isVUZPMask()
6213 if (VT.is64BitVector() && EltSz == 32) in isVUZP_v_undef_Mask()
6251 if (VT.is64BitVector() && EltSz == 32) in isVZIPMask()
6284 if (VT.is64BitVector() && EltSz == 32) in isVZIP_v_undef_Mask()
7416 assert(Op0.getValueType().is64BitVector() && in LowerMUL()
7417 Op1.getValueType().is64BitVector() && in LowerMUL()
9793 if (!N->getValueType(0).is64BitVector()) in AddCombineToVPADD()
9832 if (!N00.getValueType().is64BitVector() || in AddCombineVUZPToVPADDL()
10621 if (VT.is64BitVector() || VT.is128BitVector()) in PerformMULCombine()
[all …]
/freebsd-12.1/contrib/llvm/include/llvm/CodeGen/
H A DValueTypes.h177 bool is64BitVector() const { in is64BitVector() function
178 return isSimple() ? V.is64BitVector() : isExtended64BitVector(); in is64BitVector()
/freebsd-12.1/contrib/llvm/lib/Target/AArch64/
H A DAArch64CallingConvention.h96 else if (LocVT.SimpleTy == MVT::f64 || LocVT.is64BitVector()) in CC_AArch64_Custom_Block()
H A DAArch64ISelLowering.cpp2693 assert(Op0.getValueType().is64BitVector() && in LowerMUL()
2694 Op1.getValueType().is64BitVector() && in LowerMUL()
3092 else if (RegVT == MVT::f64 || RegVT.is64BitVector()) in LowerFormalArguments()
4626 EVT VT8Bit = VT.is64BitVector() ? MVT::v8i8 : MVT::v16i8; in LowerCTPOP()
4632 unsigned NumElts = VT.is64BitVector() ? 8 : 16; in LowerCTPOP()
7587 (VT.is128BitVector() || VT.is64BitVector())) { in isShuffleMaskLegal()
9616 if (!NarrowTy.is64BitVector()) in tryExtendDUPToExtractHigh()
9833 assert(LHS.getValueType().is64BitVector() && in tryCombineLongOpWithDup()
9834 RHS.getValueType().is64BitVector() && in tryCombineLongOpWithDup()
H A DAArch64FastISel.cpp2963 else if ((VT >= MVT::f16 && VT <= MVT::f64) || VT.is64BitVector() || in fastLowerArguments()
3007 } else if ((VT == MVT::f64) || VT.is64BitVector()) { in fastLowerArguments()
H A DAArch64ISelDAGToDAG.cpp1157 } else if (VT == MVT::f64 || VT.is64BitVector()) { in tryIndexedLoad()
/freebsd-12.1/contrib/llvm/include/llvm/Support/
H A DMachineValueType.h343 bool is64BitVector() const { in is64BitVector() function