Home
last modified time | relevance | path

Searched refs:addOperand (Results 1 – 25 of 150) sorted by relevance

123456

/freebsd-12.1/contrib/llvm/lib/Target/Mips/Disassembler/
H A DMipsDisassembler.cpp623 MI.addOperand(MCOperand::createImm(tmp)); in DecodeINSVE_DF()
629 MI.addOperand(MCOperand::createImm(0)); in DecodeINSVE_DF()
643 MI.addOperand(MCOperand::createImm(Imm)); in DecodeDAHIDATIMMR6()
657 MI.addOperand(MCOperand::createImm(Imm)); in DecodeDAHIDATI()
696 MI.addOperand(MCOperand::createImm(Imm)); in DecodeAddiGroupBranch()
730 MI.addOperand(MCOperand::createImm(Imm)); in DecodePOP35GroupBranchMMR6()
769 MI.addOperand(MCOperand::createImm(Imm)); in DecodeDaddiGroupBranch()
2567 MI.addOperand( in DecodeBgtzGroupBranchMMR6()
2571 MI.addOperand( in DecodeBgtzGroupBranchMMR6()
2612 MI.addOperand( in DecodeBlezGroupBranchMMR6()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/PowerPC/AsmParser/
H A DPPCAsmParser.cpp726 TmpInst.addOperand(Inst.getOperand(0)); in ProcessInstruction()
727 TmpInst.addOperand(Inst.getOperand(1)); in ProcessInstruction()
735 TmpInst.addOperand(Inst.getOperand(2)); in ProcessInstruction()
736 TmpInst.addOperand(Inst.getOperand(0)); in ProcessInstruction()
737 TmpInst.addOperand(Inst.getOperand(1)); in ProcessInstruction()
745 TmpInst.addOperand(Inst.getOperand(2)); in ProcessInstruction()
746 TmpInst.addOperand(Inst.getOperand(0)); in ProcessInstruction()
747 TmpInst.addOperand(Inst.getOperand(1)); in ProcessInstruction()
763 TmpInst.addOperand(Inst.getOperand(0)); in ProcessInstruction()
764 TmpInst.addOperand(Inst.getOperand(1)); in ProcessInstruction()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/ARM/AsmParser/
H A DARMAsmParser.cpp2063 Inst.addOperand(MCOperand::createImm( in addRegShiftedRegOperands()
2074 Inst.addOperand(MCOperand::createImm( in addRegShiftedImmOperands()
5002 Inst.addOperand(Inst.getOperand(0)); in cvtThumbMultiply()
7179 TmpInst.addOperand(Inst.getOperand(0)); in processInstruction()
7180 TmpInst.addOperand(Inst.getOperand(1)); in processInstruction()
7181 TmpInst.addOperand(Inst.getOperand(1)); in processInstruction()
7184 TmpInst.addOperand(Inst.getOperand(2)); in processInstruction()
7185 TmpInst.addOperand(Inst.getOperand(3)); in processInstruction()
7197 TmpInst.addOperand(Inst.getOperand(1)); in processInstruction()
7198 TmpInst.addOperand(Inst.getOperand(0)); in processInstruction()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/Hexagon/
H A DHexagonAsmPrinter.cpp260 T.addOperand(Inst.getOperand(i)); in ScaleVectorOffset()
292 Inst.addOperand(Reg); in HexagonProcessInstruction()
294 Inst.addOperand(S16); in HexagonProcessInstruction()
345 TmpInst.addOperand(Reg); in HexagonProcessInstruction()
361 TmpInst.addOperand(Reg); in HexagonProcessInstruction()
374 MappedInst.addOperand(Ps); in HexagonProcessInstruction()
452 TmpInst.addOperand( in HexagonProcessInstruction()
488 TmpInst.addOperand( in HexagonProcessInstruction()
515 TmpInst.addOperand( in HexagonProcessInstruction()
528 TmpInst.addOperand(Rdd); in HexagonProcessInstruction()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCCompound.cpp217 CompoundInsn->addOperand(Rt); in getCompoundInsn()
229 CompoundInsn->addOperand(Rt); in getCompoundInsn()
230 CompoundInsn->addOperand(Rs); in getCompoundInsn()
243 CompoundInsn->addOperand(Rs); in getCompoundInsn()
244 CompoundInsn->addOperand(Rt); in getCompoundInsn()
256 CompoundInsn->addOperand(Rs); in getCompoundInsn()
257 CompoundInsn->addOperand(Rt); in getCompoundInsn()
269 CompoundInsn->addOperand(Rs); in getCompoundInsn()
270 CompoundInsn->addOperand(Rt); in getCompoundInsn()
287 CompoundInsn->addOperand(Rs); in getCompoundInsn()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/PowerPC/Disassembler/
H A DPPCDisassembler.cpp68 Inst.addOperand(MCOperand::createImm(Offset)); in DecodePCRel24BranchTarget()
79 Inst.addOperand(MCOperand::createReg(Regs[RegNo])); in decodeRegisterClass()
195 Inst.addOperand(MCOperand::createImm(Imm)); in decodeUImmOperand()
238 Inst.addOperand(MCOperand::createReg(RRegsNoR0[Base])); in decodeMemRIOperands()
259 Inst.addOperand(MCOperand::createReg(RRegsNoR0[Base])); in decodeMemRIXOperands()
274 Inst.addOperand(MCOperand::createReg(RRegsNoR0[Base])); in decodeMemRIX16Operands()
288 Inst.addOperand(MCOperand::createImm(Disp << 3)); in decodeSPE8Operands()
289 Inst.addOperand(MCOperand::createReg(RRegsNoR0[Base])); in decodeSPE8Operands()
303 Inst.addOperand(MCOperand::createImm(Disp << 2)); in decodeSPE4Operands()
304 Inst.addOperand(MCOperand::createReg(RRegsNoR0[Base])); in decodeSPE4Operands()
[all …]
/freebsd-12.1/contrib/llvm/include/llvm/MC/
H A DMCInstBuilder.h33 Inst.addOperand(MCOperand::createReg(Reg)); in addReg()
39 Inst.addOperand(MCOperand::createImm(Val)); in addImm()
45 Inst.addOperand(MCOperand::createFPImm(Val)); in addFPImm()
51 Inst.addOperand(MCOperand::createExpr(Val)); in addExpr()
57 Inst.addOperand(MCOperand::createInst(Val)); in addInst()
62 MCInstBuilder &addOperand(const MCOperand &Op) { in addOperand() function
63 Inst.addOperand(Op); in addOperand()
/freebsd-12.1/contrib/llvm/lib/Target/SystemZ/Disassembler/
H A DSystemZDisassembler.cpp89 Inst.addOperand(MCOperand::createReg(RegNo)); in decodeRegisterClass()
175 Inst.addOperand(MCOperand::createImm(Imm)); in decodeUImmOperand()
257 Inst.addOperand(MCOperand::createImm(Value)); in decodePCDBLOperand()
298 Inst.addOperand(MCOperand::createImm(Disp)); in decodeBDAddr12Operand()
319 Inst.addOperand(MCOperand::createImm(Disp)); in decodeBDXAddr12Operand()
343 Inst.addOperand(MCOperand::createImm(Disp)); in decodeBDLAddr12Len4Operand()
344 Inst.addOperand(MCOperand::createImm(Length + 1)); in decodeBDLAddr12Len4Operand()
355 Inst.addOperand(MCOperand::createImm(Disp)); in decodeBDLAddr12Len8Operand()
356 Inst.addOperand(MCOperand::createImm(Length + 1)); in decodeBDLAddr12Len8Operand()
367 Inst.addOperand(MCOperand::createImm(Disp)); in decodeBDRAddr12Operand()
[all …]
/freebsd-12.1/contrib/llvm/include/llvm/CodeGen/
H A DMachineInstrBuilder.h88 MI->addOperand(*MF, MachineOperand::CreateReg(RegNo,
119 MI->addOperand(*MF, MachineOperand::CreateImm(Val)); in addImm()
124 MI->addOperand(*MF, MachineOperand::CreateCImm(Val)); in addCImm()
129 MI->addOperand(*MF, MachineOperand::CreateFPImm(Val)); in addFPImm()
140 MI->addOperand(*MF, MachineOperand::CreateFI(Idx)); in addFrameIndex()
185 MI->addOperand(*MF, MachineOperand::CreateRegMask(Mask)); in addRegMask()
212 MI->addOperand(*MF, MO); in add()
218 MI->addOperand(*MF, MO); in add()
224 MI->addOperand(*MF, MachineOperand::CreateMetadata(MD)); in addMetadata()
240 MI->addOperand(*MF, MachineOperand::CreateIntrinsicID(ID)); in addIntrinsicID()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/AArch64/
H A DAArch64AsmPrinter.cpp657 MOVI.addOperand(MCOperand::createImm(0)); in EmitFMov0()
721 MovZ.addOperand(Hi_MCSym); in EmitInstruction()
722 MovZ.addOperand(MCOperand::createImm(16)); in EmitInstruction()
729 MovK.addOperand(Lo_MCSym); in EmitInstruction()
730 MovK.addOperand(MCOperand::createImm(0)); in EmitInstruction()
788 TmpInst.addOperand(Dest); in EmitInstruction()
812 Adrp.addOperand(SymTLSDesc); in EmitInstruction()
819 Ldr.addOperand(SymTLSDescLo12); in EmitInstruction()
820 Ldr.addOperand(MCOperand::createImm(0)); in EmitInstruction()
827 Add.addOperand(SymTLSDescLo12); in EmitInstruction()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/Lanai/Disassembler/
H A DLanaiDisassembler.cpp126 Instr.addOperand(MCOperand::createImm(AluOp)); in PostOperandDecodeAdjust()
168 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeGPRRegisterClass()
177 Inst.addOperand(MCOperand::createReg(GPRDecoderTable[Register])); in decodeRiMemoryValue()
179 Inst.addOperand(MCOperand::createImm(SignExtend32<16>(Offset))); in decodeRiMemoryValue()
189 Inst.addOperand(MCOperand::createReg(GPRDecoderTable[Register])); in decodeRrMemoryValue()
191 Inst.addOperand(MCOperand::createReg(GPRDecoderTable[Register])); in decodeRrMemoryValue()
201 Inst.addOperand(MCOperand::createReg(GPRDecoderTable[Register])); in decodeSplsValue()
203 Inst.addOperand(MCOperand::createImm(SignExtend32<10>(Offset))); in decodeSplsValue()
221 MI.addOperand(MCOperand::createImm(Insn)); in decodeBranch()
228 Inst.addOperand(MCOperand::createImm(SignExtend32<16>(Offset))); in decodeShiftImm()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/ARM/
H A DARMInstrInfo.cpp39 NopInst.addOperand(MCOperand::createImm(0)); in getNoop()
40 NopInst.addOperand(MCOperand::createImm(ARMCC::AL)); in getNoop()
41 NopInst.addOperand(MCOperand::createReg(0)); in getNoop()
44 NopInst.addOperand(MCOperand::createReg(ARM::R0)); in getNoop()
45 NopInst.addOperand(MCOperand::createReg(ARM::R0)); in getNoop()
46 NopInst.addOperand(MCOperand::createImm(ARMCC::AL)); in getNoop()
47 NopInst.addOperand(MCOperand::createReg(0)); in getNoop()
48 NopInst.addOperand(MCOperand::createReg(0)); in getNoop()
/freebsd-12.1/contrib/llvm/lib/Target/AArch64/Disassembler/
H A DAArch64Disassembler.cpp823 Inst.addOperand(MCOperand::createImm(Imm)); in DecodeMRSSystemRegister()
833 Inst.addOperand(MCOperand::createImm(Imm)); in DecodeMSRSystemRegister()
856 Inst.addOperand(MCOperand::createImm(1)); in DecodeFMOVLaneInstruction()
1019 Inst.addOperand(Inst.getOperand(0)); in DecodeMoveImmInstruction()
1021 Inst.addOperand(MCOperand::createImm(imm)); in DecodeMoveImmInstruction()
1586 Inst.addOperand(MCOperand::createImm(imm)); in DecodeLogicalImmInstruction()
1603 Inst.addOperand(MCOperand::createImm(imm)); in DecodeModImmInstruction()
1641 Inst.addOperand(MCOperand::createImm(imm)); in DecodeModImmTiedInstruction()
1739 Inst.addOperand(MCOperand::createImm(crm)); in DecodeSystemPStateInstruction()
1766 Inst.addOperand(MCOperand::createImm(bit)); in DecodeTestAndBranch()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/RISCV/MCTargetDesc/
H A DRISCVAsmBackend.cpp101 Res.addOperand(Inst.getOperand(0)); in relaxInstruction()
102 Res.addOperand(MCOperand::createReg(RISCV::X0)); in relaxInstruction()
103 Res.addOperand(Inst.getOperand(1)); in relaxInstruction()
108 Res.addOperand(Inst.getOperand(0)); in relaxInstruction()
109 Res.addOperand(MCOperand::createReg(RISCV::X0)); in relaxInstruction()
110 Res.addOperand(Inst.getOperand(1)); in relaxInstruction()
115 Res.addOperand(MCOperand::createReg(RISCV::X0)); in relaxInstruction()
116 Res.addOperand(Inst.getOperand(0)); in relaxInstruction()
121 Res.addOperand(MCOperand::createReg(RISCV::X1)); in relaxInstruction()
122 Res.addOperand(Inst.getOperand(0)); in relaxInstruction()
/freebsd-12.1/contrib/llvm/lib/Target/Hexagon/AsmParser/
H A DHexagonAsmParser.cpp544 NewInst.addOperand(I); in canonicalizeImmediates()
1228 TmpInst.addOperand(Rdd); in makeCombineInst()
1229 TmpInst.addOperand(MO1); in makeCombineInst()
1230 TmpInst.addOperand(MO2); in makeCombineInst()
1321 Inst.addOperand(Reg); in processInstruction()
1323 Inst.addOperand(S27); in processInstruction()
1627 TmpInst.addOperand(Rx); in processInstruction()
1628 TmpInst.addOperand(Rx); in processInstruction()
1629 TmpInst.addOperand(Rs); in processInstruction()
1647 TmpInst.addOperand(Rx); in processInstruction()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/ARM/Disassembler/
H A DARMDisassembler.cpp1118 Inst.addOperand(MCOperand::createImm(Val)); in DecodePredicateOperand()
1120 Inst.addOperand(MCOperand::createReg(0)); in DecodePredicateOperand()
1131 Inst.addOperand(MCOperand::createReg(0)); in DecodeCCOutOperand()
1167 Inst.addOperand(MCOperand::createImm(Op)); in DecodeSORegImmOperand()
1377 Inst.addOperand(MCOperand::createImm(CRd)); in DecodeCopMemInstruction()
1564 Inst.addOperand(MCOperand::createReg(0)); in DecodeAddrMode2IdxInstruction()
1796 Inst.addOperand(MCOperand::createReg(0)); in DecodeAddrMode3Instruction()
1801 Inst.addOperand(MCOperand::createImm(U)); in DecodeAddrMode3Instruction()
1933 Inst.addOperand( in DecodeMemMultipleWritebackInstruction()
3043 Inst.addOperand(MCOperand::createImm(0)); in DecodeVLD3DupInstruction()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/
H A DSIFixupVectorISel.cpp190 NewGlob->addOperand(MF, MI.getOperand(0)); in fixupGlobalSaddr()
191 NewGlob->addOperand(MF, MachineOperand::CreateReg(IndexReg, false)); in fixupGlobalSaddr()
193 NewGlob->addOperand(MF, *VData); in fixupGlobalSaddr()
194 NewGlob->addOperand(MF, MachineOperand::CreateReg(BaseReg, false)); in fixupGlobalSaddr()
195 NewGlob->addOperand(*TII->getNamedOperand(MI, AMDGPU::OpName::offset)); in fixupGlobalSaddr()
200 NewGlob->addOperand(MF, *Glc); in fixupGlobalSaddr()
201 NewGlob->addOperand(*TII->getNamedOperand(MI, AMDGPU::OpName::slc)); in fixupGlobalSaddr()
206 NewGlob->addOperand(MF, *VDstInOp); in fixupGlobalSaddr()
/freebsd-12.1/contrib/llvm/lib/Target/X86/AsmParser/
H A DX86Operand.h460 Inst.addOperand(MCOperand::createExpr(Expr)); in addExpr()
465 Inst.addOperand(MCOperand::createReg(getReg())); in addRegOperands()
473 Inst.addOperand(MCOperand::createReg(RegNo)); in addGR32orGR64Operands()
488 Inst.addOperand(MCOperand::createReg(getMemBaseReg())); in addMemOperands()
489 Inst.addOperand(MCOperand::createImm(getMemScale())); in addMemOperands()
492 Inst.addOperand(MCOperand::createReg(getMemSegReg())); in addMemOperands()
501 Inst.addOperand(MCOperand::createExpr(getMemDisp())); in addAbsMemOperands()
506 Inst.addOperand(MCOperand::createReg(getMemBaseReg())); in addSrcIdxOperands()
507 Inst.addOperand(MCOperand::createReg(getMemSegReg())); in addSrcIdxOperands()
512 Inst.addOperand(MCOperand::createReg(getMemBaseReg())); in addDstIdxOperands()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/RISCV/Disassembler/
H A DRISCVDisassembler.cpp80 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeGPRRegisterClass()
105 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeFPR32RegisterClass()
116 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeFPR32CRegisterClass()
141 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeFPR64RegisterClass()
152 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeFPR64CRegisterClass()
183 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeGPRCRegisterClass()
210 Inst.addOperand(MCOperand::createImm(Imm)); in decodeUImmOperand()
229 Inst.addOperand(MCOperand::createImm(SignExtend64<N>(Imm))); in decodeSImmOperand()
250 Inst.addOperand(MCOperand::createImm(SignExtend64<N>(Imm << 1))); in decodeSImmOperandAndLsl1()
261 Inst.addOperand(MCOperand::createImm(Imm)); in decodeCLUIImmOperand()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/Mips/MCTargetDesc/
H A DMipsTargetStreamer.cpp150 TmpInst.addOperand(MCOperand::createReg(Reg0)); in emitR()
159 TmpInst.addOperand(MCOperand::createReg(Reg0)); in emitRX()
160 TmpInst.addOperand(Op1); in emitRX()
179 TmpInst.addOperand(MCOperand::createImm(Imm1)); in emitII()
180 TmpInst.addOperand(MCOperand::createImm(Imm2)); in emitII()
190 TmpInst.addOperand(MCOperand::createReg(Reg0)); in emitRRX()
191 TmpInst.addOperand(MCOperand::createReg(Reg1)); in emitRRX()
192 TmpInst.addOperand(Op2); in emitRRX()
215 TmpInst.addOperand(MCOperand::createReg(Reg0)); in emitRRIII()
216 TmpInst.addOperand(MCOperand::createReg(Reg1)); in emitRRIII()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/Sparc/Disassembler/
H A DSparcDisassembler.cpp159 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeIntRegsRegisterClass()
170 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeI64RegsRegisterClass()
182 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeFPRegsRegisterClass()
194 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeDFPRegsRegisterClass()
209 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeQFPRegsRegisterClass()
220 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeCPRegsRegisterClass()
415 MI.addOperand(MCOperand::createImm(asi)); in DecodeMem()
524 MI.addOperand(MCOperand::createImm(tgt)); in DecodeCall()
531 MI.addOperand(MCOperand::createImm(tgt)); in DecodeSIMM13()
632 MI.addOperand(MCOperand::createImm(asi)); in DecodeSWAP()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/ARC/Disassembler/
H A DARCDisassembler.cpp130 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeGPR32RegisterClass()
165 Inst.addOperand(MCOperand::createImm(SignExtend32<9>(S9))); in DecodeMEMrs9()
184 Inst.addOperand(MCOperand::createImm(Offset)); in DecodeSymbolicOperandOff()
202 Inst.addOperand(MCOperand::createImm( in DecodeSignedOperand()
214 Inst.addOperand( in DecodeFromCyclicRange()
231 Inst.addOperand(MCOperand::createImm(LImm)); in DecodeStLImmInstruction()
232 Inst.addOperand(MCOperand::createImm(0)); in DecodeStLImmInstruction()
249 Inst.addOperand(MCOperand::createImm(LImm)); in DecodeLdLImmInstruction()
250 Inst.addOperand(MCOperand::createImm(0)); in DecodeLdLImmInstruction()
267 Inst.addOperand(MCOperand::createImm((uint32_t)(Insn >> 32))); in DecodeLdRLImmInstruction()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/BPF/Disassembler/
H A DBPFDisassembler.cpp108 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeGPRRegisterClass()
123 Inst.addOperand(MCOperand::createReg(Reg)); in DecodeGPR32RegisterClass()
130 Inst.addOperand(MCOperand::createReg(GPRDecoderTable[Register])); in decodeMemoryOpValue()
132 Inst.addOperand(MCOperand::createImm(SignExtend32<16>(Offset))); in decodeMemoryOpValue()
211 Instr.addOperand(MCOperand::createReg(BPF::R6)); in getInstruction()
212 Instr.addOperand(Op); in getInstruction()
/freebsd-12.1/contrib/llvm/lib/Target/Lanai/AsmParser/
H A DLanaiAsmParser.cpp392 Inst.addOperand(MCOperand::createImm(0)); in addExpr()
394 Inst.addOperand( in addExpr()
397 Inst.addOperand(MCOperand::createExpr(Expr)); in addExpr()
402 Inst.addOperand(MCOperand::createReg(getReg())); in addRegOperands()
436 Inst.addOperand(MCOperand::createImm(getMemOp())); in addMemRegImmOperands()
444 Inst.addOperand(MCOperand::createImm(getMemOp())); in addMemRegRegOperands()
467 Inst.addOperand( in addLoImm16Operands()
474 Inst.addOperand(MCOperand::createExpr(getImm())); in addLoImm16Operands()
482 Inst.addOperand(MCOperand::createExpr(getImm())); in addLoImm16Operands()
504 Inst.addOperand(MCOperand::createExpr(getImm())); in addHiImm16Operands()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/Mips/
H A DMipsMCInstLower.cpp222 OutMI.addOperand(LowerOperand(MI->getOperand(0))); in lowerLongBranchLUi()
247 OutMI.addOperand(MCOperand::createExpr(MipsExpr)); in lowerLongBranchLUi()
250 OutMI.addOperand(createSub(MI->getOperand(1).getMBB(), in lowerLongBranchLUi()
281 OutMI.addOperand(LowerOperand(MO)); in lowerLongBranchADDiu()
289 OutMI.addOperand(MCOperand::createExpr(MipsExpr)); in lowerLongBranchADDiu()
292 OutMI.addOperand(createSub(MI->getOperand(2).getMBB(), in lowerLongBranchADDiu()
329 OutMI.addOperand(MCOp); in Lower()

123456